MAS3549F datasheet(24/92 Pages) MICRONAS

24 / 92 page

MAS 35x9F

DATA SHEET

June 30, 2004; 6251-505-1DS

Micronas

Table 3–3: Direct configuration registers

I2C Sub-

address

(hex)

Function

Name

Control Register (reset value = 3000

hex)

bit[15:14]

Analog supply voltage range

Code

AGNDC

recommended for voltage range of AVDD

1.1 V

2.0 ... 2.4 V (reset)

1.3 V

2.4 ... 3.0 V

1.6 V

3.0 ... 3.6 V

reserved

Higher voltage ranges permit higher output levels and thus a better signal-to-

noise ratio.

bit[13]

Enable DC/DC 2 (reset=1)

bit[12]

Enable DC/DC 1 (reset=1)

Both DC/DC converters are switched on by default with DCEN = high (1).

bit[11]

Enable and reset audio codec2)

bit[10]

Enable and reset DSP core2)

For normal operation (MPEG-decoding and D/A conversion), both, the DSP

core and the audio codec have to be enabled after the power-up procedure.

The DSP can be left off if an audio signal is routed from the analog inputs to

the analog outputs (set bit[15] in codec register 00 0Fhex). The audio codec

can be left off if the DSP uses digital inputs and outputs only.

bit[9]

Reset codec

bit[8]

Reset DSP core

bit[7]

Enable crystal input clock divider of 1.5

(extended range up to 28 MHz)1)

bit[6:0]

Reserved, must be set to zero

CONTROL

1) refer to Section 4.6.3. on page 81

2) refer to Section 2.11.2.1.

MAS3549F 数据表(PDF) 24 Page - Micronas

MAS3549F 数据表(HTML) 24 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表下载