STM32H747AI datasheet(21/252 Pages) STMICROELECTRONICS

21 / 252 page

DS12930 Rev 1

11/242

STM32H747xI/G

Functional overview

3.1

Dual Arm® Cortex® cores

The dual-core MIPI-DSI STM32H747xI/G devices embed two Arm® cores, a Cortex®-M7

and a Cortex®-M4. The Cortex®-M4 offers optimal performance for real-time applications

while the Cortex®-M7 core can execute high-performance tasks in parallel.

The two cores belong to separate power domains. This allows designing gradual high-

power efficiency solutions in combination with the low-power modes already available on all

STM32 microcontrollers.

3.1.1

Arm® Cortex®-M7 with FPU

The Arm® Cortex®-M7 with double-precision FPU processor is the latest generation of Arm

processors for embedded systems. It was developed to provide a low-cost platform that

meets the needs of MCU implementation, with a reduced pin count and optimized power

consumption, while delivering outstanding computational performance and low interrupt

latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

•

Six-stage dual-issue pipeline

•

Dynamic branch prediction

•

Harvard architecture with L1 caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)

•

64-bit AXI interface

•

64-bit ITCM interface

•

2x32-bit DTCM interfaces

The following memory interfaces are supported:

•

Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency

•

Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM

accesses

•

AXI Bus interface to optimize Burst transfers

•

Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions which allow efficient signal processing and

complex algorithm execution.

It also supports single and double precision FPU (floating point unit) speeds up software

development by using metalanguage development tools, while avoiding saturation.

Figure 1 shows the general block diagram of the STM32H747xI/G family.

Note:

Cortex®-M7 with FPU core is binary compatible with the Cortex®-M4 core.

STM32H747AI 数据表(PDF) 21 Page - STMicroelectronics

STM32H747AI 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载