ADP7118ACPZN-R7 datasheet(21/24 Pages) AD

21 / 24 page

Data Sheet

ADP7118

Rev. F | Page 21 of 24

Figure 66. Example TSOT PCB Layout

Table 8. Recommended LDOs for Very Low Noise Operation

Device

Number

VIN

Range (V)

VOUT

Fixed (V)

VOUT

Adjust

(V)

IOUT

(mA)

IQ at

IOUT

(µA)

IGND-SD

Max

(µA)

Soft

Start

PGOOD

Noise

(Fixed)

10 Hz to

100 kHz

(µV rms)

PSRR

100 kHz

(dB)

PSRR

1 MHz

Package

ADP7102

3.3 to 20

1.5 to 9

1.22 to

300

750

Yes

40 dB

3 mm × 3 mm

8-lead LFCSP,

8-lead SOIC

ADP7104

3.3 to 20

1.5 to 9

1.22 to

500

900

Yes

40 dB

3 mm × 3 mm

8-lead LFCSP,

8-lead SOIC

ADP7105

3.3 to 20

1.8, 3.3, 5

1.22 to

500

900

Yes

40 dB

3 mm × 3 mm

8-lead LFCSP,

8-lead SOIC

ADP7112

2.7 to 20

1.2 to 5

1.2 to 19

200

180

Yes

50 dB

1 mm ×

1.2 mm

6-ball WLCSP

ADP7118

2.7 to 20

1.2 to 5

1.2 to 19

200

180

Yes

50 dB

2 mm × 2 mm

6-lead LFCSP,

8-lead SOIC,

5-lead TSOT

ADP7142

2.7 to 40

1.2 to 5

1.2 to 39

200

180

Yes

50 dB

2 mm × 2 mm

6-lead LFCSP,

8-lead SOIC,

5-lead TSOT

ADP7182

−2.7 to

−28

−1.8 to

−5

−1.22 to

−27

−200

−650

−8

45 dB

2 mm × 2 mm

6-lead LFCSP,

3 mm × 3 mm

8-lead LFCSP,

5-lead TSOT

Table 9. Related Devices

Model

Input Voltage (V)

Output Current (mA)

Package

ADP7142ACP

2.7 to 40

200

6-Lead LFCSP

ADP7142ARD

2.7 to 40

200

8-Lead SOIC

ADP7142AUJ

2.7 to 40

200

5-Lead TSOT

ADP7112ACB

2.7 to 20

200

6-Ball WLCSP

ADP7118ACPZN-R7 数据表(PDF) 21 Page - Analog Devices

ADP7118ACPZN-R7 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

ADP7118ACPZN-R7 数据表(PDF) 21 Page - Analog Devices

ADP7118ACPZN-R7 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载