 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
VSC8221 数据表(PDF) 36 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC8221 数据表(HTML) 36 Page - Microsemi Corporation |
|
|
36 / 138 page  VSC8221 Data Sheet VMDS-10106 Revision 4.1 December 2006 36 of 40 40 12.1.2 Write Operation - Sequential Write • R4..R0 are the 5 bits of the Register address R. • M7..M0 are bits of the Upper byte of the 16 bit Register data • L7..L0 are bits of the Upper byte of the 16 bit Register data The PHY register is written only after the host performs the lower data byte write operation. S 0 0 0 A 0 0 1 1 0 1 0 1 A A R0 R1 R2 R3 R4 M0 M1 M2 M3 M4 M5 M6 M7 A L0 L1 L2 L3 L4 L5 L6 L7 From Host to PHY/Receiver From PHY/Receiver to Host A M0 M1 M2 M3 M4 M5 M6 M7 A L0 L1 L2 L3 L4 L5 L6 L7 A M0 M1 M2 M3 M4 M5 M6 M7 A L0 L1 L2 L3 L4 L5 L6 L7 T LSB for Register R LSB for Register R+n MSB for Register R+n LSB for Register R+1 MSB for Register R+1 MSB for Register R |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
