数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L6982 数据表(PDF) 25 Page - STMicroelectronics

部件名 L6982
功能描述  38 V, 2 A synchronous step-down converter with low quiescent current
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L6982 数据表(HTML) 25 Page - STMicroelectronics

Back Button L6982 Datasheet HTML 21Page - STMicroelectronics L6982 Datasheet HTML 22Page - STMicroelectronics L6982 Datasheet HTML 23Page - STMicroelectronics L6982 Datasheet HTML 24Page - STMicroelectronics L6982 Datasheet HTML 25Page - STMicroelectronics L6982 Datasheet HTML 26Page - STMicroelectronics L6982 Datasheet HTML 27Page - STMicroelectronics L6982 Datasheet HTML 28Page - STMicroelectronics L6982 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 48 page
background image
The device internally implements a low pass filter connected to EN/CLKIN pin that is able to acquire the average
value of the applied signal.
The device turns on when the average of the signal applied is higher than VEN rising (refer to Table 6). The device
turns off when the average of the signal should be lower than VEN falling (refer to Table 6).
Considering, for example, a clock source with VPP = 5.0 V, the minimum duty cycle to guarantee the power-up is
given by:
Dutymin =VEN,TH Rising
VPP =0.24
(26)
The maximum duty cycle to guarantee the turn off is given by:
DutyMAX, =VEN,TH Falling
VPP =0.2
(27)
The device allows also the AC coupling.
Figure 28. External synchronization. AC coupling
(*) Synchronization is allowed only for LNM versions.
The AC-coupling allows the device to keep the power-up and down thresholds defined by the partition connected
to the EN/CLKIN pin and described in the "Programmable power up threshold" section.
The following table resumes the minimum pulse duration and maximum duty cycle that allow the synchronization,
keeping the selected power-up and down thresholds.
Table 7. External synchronization AC coupling suggested operation range
VPP [V]
TON,MIN [ns]
DMAX [%]
2.3
70
45
3.3
20
30
5
20
20
The minimum amplitude for the external clock signal is, for both the configurations, equal to 2.3 V.
The network given by CEN and RENL sets a high pass filter. Considering a resistor in the order of 220 KΩ, a
capacitor equal to 1 nF is a correct choice.
8.3
Output voltage adjustment
The error amplifier reference voltage is 0.85 V typical (refer to Table 6). The output voltage is adjusted accordingly
with the following equation:
L6982
Output voltage adjustment
DS13683 - Rev 1
page 25/48



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com