MCP48FVB01 datasheet(49/84 Pages) MICROCHIP

49 / 84 page

 2015 Microchip Technology Inc.

DS20005466A-page 49

MCP48FVBXX

6.0

SPI SERIAL INTERFACE

MODULE

The MCP48FVBXX’s SPI Serial Interface Module

supports the SPI serial protocol specification.

Figure 6-1 shows a typical SPI interface connection.

The command format and waveforms for the

MCP48FVBXX are defined in Section 7.0, “SPI

Commands”

6.1

Overview

This section details some of the specific characteristics of

the MCP48FVBXX’s Serial Interface Module.

The following sections discuss some of these

device-specific characteristics:

• Communication Data Rates

• POR/BOR

• Interface Pins (CS, SCK, SDI, SDO, and

LAT/HVC)

6.2

SPI SERIAL INTERFACE

The MCP48FVBXX devices support the SPI serial

protocol. This SPI operates in slave mode (does not

generate the serial clock).

The SPI interface uses up to four pins. These are:

•CS - Chip Select

• SCK - Serial Clock

• SDI - Serial Data In

• SDO - Serial Data Out

A typical SPI Interface is shown in Figure 6-1. In the

SPI interface, the Master’s Output pin is connected to

the Slave’s Input pin, and the Master’s Input pin is

connected to the Slave’s Output pin.

The MCP48FVBXX SPI module supports two (of the

four) standard SPI modes. These are Mode 0,0 and

,1. The SPI mode is determined by the state of the

SCK pin (VIH or VIL) when the CS pin transitions from

inactive (VIH) to active (VIL).

An additional HVC pin is available for High Voltage

command

support

(for

compatibility

with

MCP48FEBXX devices). The HVC pin is high-voltage

tolerant.

6.3

Communication Data Rates

The MCP48FVBXX devices support clock rates (bit

rate) of up to 20 MHz for write commands and 10 MHz

for read commands.

For most applications, the write time will be considered

more important, since that is how the device operation

is controlled.

6.4

POR/BOR

On a POR/BOR event, the SPI Serial Interface Module

state machine is reset, which includes that the

Device’s Memory Address pointer is forced to 00h.

FIGURE 6-1:

Typical SPI Interface Block Diagram.

SDI

SDO

MCP48FVBXX

SDO

SDI

SCK

(Master Out - Slave In (MOSI))

(Master In - Slave Out (MISO))

Host

Controller

Typical SPI Interface Connections

I/O

Note 1:

The pin is compatible with HVC levels used for non-volatile MCP48FEBXX devices.

HVC

I/O

(1)

MCP48FVB01 数据表(PDF) 49 Page - Microchip Technology

MCP48FVB01 数据表(HTML) 49 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载