数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP48FVB01 数据表(PDF) 6 Page - Microchip Technology

部件名 MCP48FVB01
功能描述  8-/10-/12-Bit Single/Dual Voltage Output Volatile Digital-to-Analog Converters with SPI Interface
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP48FVB01 数据表(HTML) 6 Page - Microchip Technology

Back Button MCP48FVB01 Datasheet HTML 2Page - Microchip Technology MCP48FVB01 Datasheet HTML 3Page - Microchip Technology MCP48FVB01 Datasheet HTML 4Page - Microchip Technology MCP48FVB01 Datasheet HTML 5Page - Microchip Technology MCP48FVB01 Datasheet HTML 6Page - Microchip Technology MCP48FVB01 Datasheet HTML 7Page - Microchip Technology MCP48FVB01 Datasheet HTML 8Page - Microchip Technology MCP48FVB01 Datasheet HTML 9Page - Microchip Technology MCP48FVB01 Datasheet HTML 10Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 84 page
background image
MCP48FVBXX
DS20005466A-page 6
 2015 Microchip Technology Inc.
DC CHARACTERISTICS
DC Characteristics
Standard Operating Conditions (unless otherwise specified):
Operating Temperature: -40°C
 TA  +125°C (Extended)
Unless otherwise noted, all parameters apply across these specified operating ranges:
VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V
Gx = ‘0’, RL = 5 k from VOUT to VSS, CL = 100 pF
Typical specifications represent values for VDD = 5.5V, TA = +25°C.
Parameters
Sym.
Min.
Typ.
Max.
Units
Conditions
Supply Voltage
VDD
2.7
5.5
V
1.8
2.7
V
DAC operation (reduced analog
specifications) and Serial Interface
VDD Voltage
(rising) to ensure device
Power-on Reset
VPOR/BOR
1.7
V
RAM retention voltage (VRAM) < VPOR
VDD voltages greater than VPOR/BOR
limit Ensure that device is out of reset.
VDD Rise Rate to ensure
Power-on Reset
VDDRR
(Note 3)
V/ms
High-Voltage Commands
Voltage Range (HVC pin)
VHV
VSS
12.5
V
The HVC pin will be at one of three input
levels (VIL, VIH or VIHH) (1)
High-Voltage
Input Entry Voltage
VIHHEN
9.0
V
Threshold for Entry into
WiperLock Technology -
for compatibility with
MCP48FEBxx devices
High-Voltage
Input Exit Voltage
VIHHEX
——
VDD +0.8V
V
(Note 2)
Power-on Reset to
Output-Driven Delay
TPORD
—25
50
µs
VDD rising, VDD > VPOR
Note 1
This parameter is ensured by design.
Note 2
This parameter is ensured by characterization.
Note 3
POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com