数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PD70210AL 数据表(PDF) 20 Page - Microchip Technology

部件名 PD70210AL
功能描述  PD Controller with Switching Regulator for AF/AT/UPOE/ HDBaseT/4-pair PoE Applications
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PD70210AL 数据表(HTML) 20 Page - Microchip Technology

Back Button PD70210AL Datasheet HTML 16Page - Microchip Technology PD70210AL Datasheet HTML 17Page - Microchip Technology PD70210AL Datasheet HTML 18Page - Microchip Technology PD70210AL Datasheet HTML 19Page - Microchip Technology PD70210AL Datasheet HTML 20Page - Microchip Technology PD70210AL Datasheet HTML 21Page - Microchip Technology PD70210AL Datasheet HTML 22Page - Microchip Technology PD70210AL Datasheet HTML 23Page - Microchip Technology PD70210AL Datasheet HTML 24Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 36 page
background image
...........continued
Pin
Number
Designator
Description
26
SG
Secondary gate driver. It drives a synchronous FET or an active clamp FET. It is
derived from VCC (~ 12 V), and has a 10Ω limiting resistor. Therefore, it can be
used to drive a gate-drive transformer directly. It is usually complementary to the
primary gate driver pin (PG). But, there is a typical 110 ns blanking time between
the two to prevent cross-conduction. SG is held firmly low in pulse-skip mode (if
allowed). It is also low during soft-start. It allows forced PWM (continuous
conduction) mode by allowing negative inductor currents. It does not support diode-
emulation mode (discontinuous conduction mode). However, in pulse-skip mode, as
the SG stays OFF, the converter automatically lapses into discontinuous conduction
mode through the body-diode of the synchronous FET. This pin can be left floating,
if unused.
27
PGND
Power ground (for internal SG and PG drivers). This is ideal for VCC decoupling
and the Primary-side current sense resistor’s lower terminal. GND and PGND can
be combined into a single large ground plane. Note that the power ground plane is
firmly connected to VPN_OUT, which is the drain side of the PD’s low-side pass-
FET (it stands for Negative Port Voltage Out).
28
CSN
The negative input of the internal current-sense voltage amplifier. Note that the
common-mode range of the differential current-sense amplifier is 2V and its gain is
5. This is used for high-side current sensing up to 2V. It is then placed on the
(steady) output side of a Buck inductor, and the maximum output voltage is 1.8V for
using this type of sensing. Ensure that CSN is at a lower voltage compared to the
positive input of the current-sense amplifier (CSP). Current sensing can also be
implemented in a more basic fashion for “low-side” sensing, with a resistor in the
return (ground) of the Buck. In that case, CSN is shown connected to IC ground.
However, to avoid noise from ground bounce, it is best to route this on the PCB in
Kelvin manner to the lower end of the sense resistor. This is important because the
peak operating voltage on the sense resistor is only 200 mV and PCB-related noise
can cause jitter in the switching waveform in current-mode control.
29
CSP
The positive input of the internal current-sense voltage amplifier. See description of
pin 28 (CSN). Note that the output of the current-sense amplifier is amplified five
times. Therefore, a 0.2V current-sense voltage translates to a 1V swing at the input
of the PWM comparator. Higher voltages lead to hiccup mode protection.
30
PG
This stands for primary gate driver. It drives the main FET, and has a 5Ω or 10Ω
limiting drive resistor switched between a voltage close to VCC rail and the IC
ground. For guaranteeing proper shutdown during OFF time, it is necessary to add
a 470k resistor from PG to VINS, as shown in Figure 1.
31
VH
Internal rail of –5V with respect to VCC, brought out only for decoupling purposes.
Connect a 0.1 µF ceramic cap very close, from this pin to VAUX_VCC pin.
32
VAUX_VCC
Auxiliary voltage rail from front-end to the VCC (supply) input of the PWM section.
The front-end provides a few mA of startup current for the PWM controller (at
typically 10.5V). Signal is referenced to VPN_OUT and is activated once front-end
power up sequence ends. After initial startup of PWM section, a bias winding can be
connected to this pin through a diode, to sustain the PWM section.
33
WA_EN
While this input is low (referenced to VPN_IN) the chip work according to internal
flow diagram. When this input is high, it enable wall adapter feature. Place 100 nF
to 1 uF/10V capacitor from WA_EN to VPN_IN pins, locate it close to device. When
WA_EN is no tused, connect it to VPN_IN. For further information, see the
Operation with an External DC Source section.
PD70211
Pin Configuration
© 2020 Microchip Technology Inc.
Datasheet
DS00003672A-page 20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com