MPC7441 datasheet(21/56 Pages) NXP

21 / 56 page

MPC7447A RISC Microprocessor Hardware Specifications, Rev. 5

Freescale Semiconductor

Electrical and Thermal Characteristics

Figure 11 provides the test access port timing diagram.

Figure 11. Test Access Port Timing Diagram

5.3

Voltage and Frequency Derating

To reduce the power consumption of the device, these devices support voltage and frequency derating

whereby the core voltage (VDD) may be reduced if the reduced maximum processor core frequency

requirements are observed. The supported derated core voltage, resulting maximum processor core

frequency (fcore), and power consumption are provided in Table 11. Only those parameters in Table 11 are

affected; all other parameter specifications are unaffected.

Table 11. Supported Voltage, Core Frequency, and Power Consumption Derating

Maximum Rated

Core Frequency

(Device Marking)

Supported

Derated Core

Voltage (VDD)

Maximum Derated Core

Frequency (fcore)

Full-Power Mode Power

Consumption

Maximum

Typical

1000

1.20 V ±50mV

867 MHz

15.5 W

10.5 W

1267

1065 MHz

18.2 W

12.3 W

1333

1167 MHz

18.1 W

12.3 W

1420

1267 MHz

21.0 W

14.2 W

TCK

TDI, TMS

TDO

Output Data Valid

VM = Midpoint Voltage (OVDD/2)

tIXJH

tIVJH

tJLOV

tJLOZ

Input

Data Valid

TDO

Output Data Valid

tJLOX

MPC7441 数据表(PDF) 21 Page - NXP Semiconductors

MPC7441 数据表(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载