IMX7ULPCECB2 datasheet(21/122 Pages) NXP

21 / 122 page

Table 1. i.MX 7ULP modules list (continued)

Block Name

Block Mnemonic

Subsystem

Power

Domain

Brief description

Host Controller Interface Specification

for Universal Serial Bus (EHCI). This

module can act as a host, a device or an

On-The-Go negotiable host/device on

the USB bus.

Universal Serial Bus

Phase Locked Loop

USB PLL

Clock Sources and

Control

USB Phase Locked Loop (USB PLL) is

embedded in the USB transceiver block.

This PLL allows an exact 480 MHz to be

generated from a supported reference

clock of 24 MHz. The output of this PLL

is primarily used for PLL operation. The

USB PLL clock is also made available as

a clock source for other peripherals in

the SoC.

Universal Serial Bus

Physical Layer

USB-PHY

Connectivity and

Communications

The Universal System Bus Physical

Layer (USB-PHY) implements USB

physical layer connecting to USB host/

device systems at low-speed, full-speed,

and high-speed. USB-PHY provides a

standard UTMI interface for connection

to the USB-OTG controller.

Video Input Unit

VIU

Multimedia

The Video Input Unit (VIU) provides a

parallel interface for digital video. The

VIU accepts various types of digital

video input on its parallel interface,

decodes it and optionally performs

processes such as down-scaling,

horizontal up-scaling, brightness and

contrast adjustment, pixel format

conversion, deinterlacing and horizontal

mirroring. The resultant video stream is

then stored to system memory for

subsequent post-processing and display.

Wakeup Unit

WKPU

System Control

Wakeup Unit (WKPU) module is capable

of interrupt detection and wake-up of the

Cortex-A processor when it is in low

power mode.

Watchdog Timer

WDOG0-2

Timers

AD, RT

The Watchdog Timer (WDOG) module

keeps a watch on the system functioning

and resets it in case of its failure.

Reasons for failure include run-away

software code and the stoppage of the

system clock that in a safety critical

system can lead to serious

consequences. In such cases, the

WDOG brings the system into a safe

state of operation. The WDOG monitors

the operation of the system by expecting

periodic communication from the

software, generally known as servicing

Table continues on the next page...

i.MX 7ULP modules list

i.MX 7ULP Applications Processor—Consumer, Rev. 0, 09/2020

NXP Semiconductors

IMX7ULPCECB2 数据表(PDF) 21 Page - NXP Semiconductors

IMX7ULPCECB2 数据表(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载