数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IMX7ULPCECB2 数据表(PDF) 72 Page - NXP Semiconductors

部件名 IMX7ULPCECB2
功能描述  i.MX 7ULP Applications Processor-Consumer
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

IMX7ULPCECB2 数据表(HTML) 72 Page - NXP Semiconductors

Back Button IMX7ULPCECB2 Datasheet HTML 68Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 69Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 70Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 71Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 72Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 73Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 74Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 75Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 76Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 122 page
background image
SDA
HD; STA
tHD; DAT
tLOW
tSU; DAT
tHIGH
tSU; STA
SR
P
S
S
tHD; STA
tSP
tSU; STO
tBUF
tf
tr
tf
tr
SCL
t
Figure 19. Timing definition for standard, fast, and fast plus devices on the I2C bus
Table 38. I 2C timing (High speed mode)
Parameter
Symbol
Minimum
Maximum
Unit
SCLH Clock Frequency
fSCLH
0
3.4
MHz
Hold time (repeated) START condition. After this
period, the first clock pulse is generated.
tHD; STA
160
ns
LOW period of the SCLH clock
tLOW
160
ns
HIGH period of the SCLH clock
tHIGH
60
ns
Set-up time for a repeated START condition
tSU; STA
160
ns
Data hold time for I2C bus devices
tHD; DAT
0
70
ns
Data set-up time
tSU; DAT
10
ns
Rise time of SCLH signal
trCL
10
40
ns
Rise time of SCLH signal after a repeated START
condition and after an acknowledge bit
trCL1
10
80
ns
Fall time of SCLH signal
tfCL
10
40
ns
Rise time of SDAH signal
trDA
10
80
ns
Fall time of SDAH signal
tfDA
10
80
ns
Set-up time for STOP condition
tSU; STO
160
ns
Pulse width of spikes that must be suppressed by
the input filter
tSP
0
10
ns
8.1.6.3 Low Power Serial Peripheral Interface (LPSPI) switching
specifications—application domain
The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus
with master and slave operations. Many of the transfer attributes are programmable.
The following tables provide timing characteristics for classic LPSPI timing modes. See
the LPSPI chapter of the chip reference manual for information about the modified
transfer formats used for communicating with slower peripheral devices.
Specifications—application domain
72
i.MX 7ULP Applications Processor—Consumer, Rev. 0, 09/2020
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com