数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IMX7ULPCECB2 数据表(PDF) 22 Page - NXP Semiconductors

部件名 IMX7ULPCECB2
功能描述  i.MX 7ULP Applications Processor-Consumer
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

IMX7ULPCECB2 数据表(HTML) 22 Page - NXP Semiconductors

Back Button IMX7ULPCECB2 Datasheet HTML 18Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 19Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 20Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 21Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 22Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 23Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 24Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 25Page - NXP Semiconductors IMX7ULPCECB2 Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 122 page
background image
Table 1. i.MX 7ULP modules list (continued)
Block Name
Block Mnemonic
Subsystem
Power
Domain
Brief description
or refreshing the WDOG. If this periodic
refreshing does not occur, the WDOG
resets the system. WDOG0 is in the real-
time domain. WDOG1 and WDOG2 are
in the application domain.
XRDC Manager
MGR
Multicore Peripherals
and Resource Domain
Control submodules
RT
The XRDC Manager (MGR) submodule
coordinates all programming model
reads and writes.
XRDC Master Domain
Assignment Controller
MDAC
Multicore Peripherals
and Resource Domain
Control submodules
AD, RT
The XRDC Master Domain Assignment
Controller (MDAC) submodule handles
resource assignments and generation of
the domain identifiers.
XRDC Memory
Region Controller
MRC
Multicore Peripherals
and Resource Domain
Control submodules
AD, RT
The XRDC Memory Region Controller
(MRC) submodule implements the
access controls for slave memories
based on the pre-programmed region
descriptor registers.
XRDC Peripheral
Access Controller
PAC
Multicore Peripherals
and Resource Domain
Control submodules
AD, RT
The XRDC Peripheral Access Controller
(PAC) implements the access controls
for slave peripherals based on the pre-
programmed domain access control
registers.
2 Clocking
2.1 Introduction
This section details the clock sources, distribution and management within the i.MX
7ULP. These functions are under joint control of the System Clock Generation (SCG)
modules, Peripheral Clock Control (PCC) modules, and Core Mode Controller (CMC)
blocks.
NOTE
References in this chapter to “Core 0” or “Processor A”
correspond to the Cortex M4 core. References in this chapter
to “Core 1” or “Processor B” correspond to the Cortex A7
core.
Clocking
22
i.MX 7ULP Applications Processor—Consumer, Rev. 0, 09/2020
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com