数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MTC20455 数据表(PDF) 18 Page - STMicroelectronics

部件名 MTC20455
功能描述  QUAD ADSL DMT TRANSCEIVER
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

MTC20455 数据表(HTML) 18 Page - STMicroelectronics

Back Button MTC20455 Datasheet HTML 14Page - STMicroelectronics MTC20455 Datasheet HTML 15Page - STMicroelectronics MTC20455 Datasheet HTML 16Page - STMicroelectronics MTC20455 Datasheet HTML 17Page - STMicroelectronics MTC20455 Datasheet HTML 18Page - STMicroelectronics MTC20455 Datasheet HTML 19Page - STMicroelectronics MTC20455 Datasheet HTML 20Page - STMicroelectronics MTC20455 Datasheet HTML 21Page - STMicroelectronics MTC20455 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 23 page
background image
MTC20455
18/23
Table 17. AFRXD AC Electrical Characteristics
Digital Interface
With a Utopia Level 2 Interface the ATM forum takes the ATM layer chip as a reference. It defines the
direction from ATM to physical layer as the Transmit direction. The direction from physical layer to ATM
direction is referred to as the receive direction. Fig.9 shows the interconnection between ATM and PHY
layer devices. Tx reference and Rx reference are supported for network timing.
The UTOPIA interface transfers one byte in a single clock cycle, as a result cells are transferred in 53 clock
cycles. Both transmit and receive interfaces are synchronised on clocks generated by the ATM layer chip,
and as no specific relationship between Receive and Transmit clock is assumed, they must be regarded
as mutually asynchronous clocks. Flow control signals are available to match the bandwidth constraints
of the physical layer and the ATM layer.
The UTOPIA level 2 supports point to multi-point configurations by introducing an addressing capability
and by making a distinction between polling and selecting a device:
– the ATM chip polls a specific physical layer chip by putting its address on the address bus when the
enable (notTxEnb/notRxEnb) line is asserted. The addressed physical layer answers the next cycle
via a cell available line (TxClav/RxClav) reflecting its status at that time.
– the ATM chip selects a specific physical layer chip by putting its address on the address bus when
the enable line is deasserted and asserting the enable line on the next cycle. The addressed physical
layer chip will be the target or source of the next cell transfer.
Figure 11. Signals at Utopia Level 2 Interface
AC Electrical Characteristics for AFRXD
Symbol
Parameter
Test Conditions
Min
Typ
Max
Unit
Ts
Data setup time
5
ns
Th
Data setup time
1
ns
PHY
Receive
ATM
Receive
RxAddr
5
notRxEnb
RxClk
RxClav
1
RxData
8
RxSOC
TxAddr
5
TxData
8
notTxEnb
TxSOC
TxClk
TxClav
1
PHY
Transmit
ATM
Transmit
PHY
ATM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com