数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADUCM4050BCPZ-R7 数据表(PDF) 16 Page - Analog Devices

部件名 ADUCM4050BCPZ-R7
功能描述  Ultra Low Power ARM Cortex-M4F MCU with Integrated Power Management
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADUCM4050BCPZ-R7 数据表(HTML) 16 Page - Analog Devices

Back Button ADUCM4050BCPZ-R7 Datasheet HTML 12Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 13Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 14Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 15Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 16Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 17Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 18Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 19Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 46 page
background image
ADuCM4050
Data Sheet
Rev. A | Page 16 of 46
SPI Timing
Table 15.
Parameter1
Symbol
Min
Typ
Max
Unit
SPI MASTER MODE TIMING
Timing Requirements
Chip Select (CS) to Serial Clock (SCLK) Edge
tCS
(2 × tPCLK) − 6.5
ns
SCLK Low Pulse Width
tSL
tPCLK − 3.5
ns
SCLK High Pulse Width
tSH
tPCLK − 3.5
ns
Data Input Setup Time Before SCLK Edge
tDSU
5
ns
Data Input Hold Time After SCLK Edge
tDHD
20
ns
Switching Characteristics
Data Output Valid After SCLK Edge
tDAV
25
ns
Data Output Setup Before SCLK Edge
tDOSU
tPCLK − 2.2
ns
CS High After SCLK Edge
tSFS
tPCLK + 2
ns
High Speed SPI (SPIH) MASTER MODE TIMING
Timing Requirements
CS to SCLK Edge
tCS
(2 × tPCLK) − 6.5
ns
SCLK Low Pulse Width
tSL
tPCLK − 2
ns
SCLK High Pulse Width
tSH
tPCLK − 2
ns
Data Input Setup Time Before SCLK Edge
tDSU
3.5
ns
Data Input Hold Time After SCLK Edge
tDHD
12
ns
Switching Characteristics
Data Output Valid After SCLK Edge
tDAV
12.5
ns
Data Output Setup Before SCLK Edge
tDOSU
tPCLK − 2.2
ns
CS High After SCLK Edge
tSFS
tPCLK + 2
ns
SPI SLAVE MODE TIMING
Timing Requirements
CS to SCLK Edge
tCS
38.5
ns
SCLK Low Pulse Width
tSL
38.5
ns
SCLK High Pulse Width
tSH
38.5
ns
Data Input Setup Time Before SCLK Edge
tDSU
6
ns
Data Input Hold Time After SCLK Edge
tDHD
8
ns
Switching Characteristics
Data Output Valid After SCLK Edge
tDAV
20
ns
Data Output Valid After CS Edge
tDOCS
20
ns
CS High After SCLK Edge
tSFS
38.5
ns
SPIH SLAVE MODE TIMING
Timing Requirements
CS to SCLK Edge
tCS
19.23
ns
SCLK Low Pulse Width
tSL
19.23
ns
SCLK High Pulse Width
tSH
19.23
ns
Data Input Setup Time Before SCLK Edge
tDSU
1
Data Input Hold Time After SCLK Edge
tDHD
1
Switching Characteristics
Data Output Valid After SCLK Edge
tDAV
15
ns
Data Output Valid After CS Edge
tDOCS
15
ns
CS High After SCLK Edge
tSFS
19.23
ns
1
These specifications are characterized with respect to double drive strength.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com