MPC8560CPX667JC datasheet(64/108 Pages) NXP

64 / 108 page

MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2

Freescale Semiconductor

RapidIO

The compliance of driver output signals TD[0:15] and TFRAME with their minimum data valid window

(DV) specification shall be determined by generating an eye pattern for each of the data signals and

comparing the eye pattern of each data signal with the RapidIO transmit mask shown in Figure 44. The

value of X2 used to construct the mask shall be (1 – DVmin)/2. A signal is compliant with the data valid

window specification if the transmit mask can be positioned on the signal’s eye pattern such that the eye

pattern falls entirely within the unshaded portion of the mask.

Figure 44. RapidIO Transmit Mask

Table 50. RapidIO Driver AC Timing Specifications—1 Gbps Data Rate

Characteristic

Symbol

Range

Unit

Notes

Min

Max

Differential output high voltage

VOHD

200

540

Differential output low voltage

VOLD

–540

–200

Duty cycle

2, 6

VOD rise time, 20%–80% of peak to peak

differential signal swing

tFALL

100

—

3, 6

VOD fall time, 20%–80% of peak to peak

differential signal swing

tRISE

100

—

Data valid

575

—

Skew of any two data outputs

tDPAIR

—

100

4, 6

Skew of single data outputs to associated clock

tSKEW,PAIR

–100

100

5, 6

Notes:

1.See Figure 44.

2.Requires ±100 ppm long term frequency stability.

3.Measured at VOD = 0 V.

4.Measured using the RapidIO transmit mask shown in Figure 44.

5.See Figure 49.

6.Guaranteed by design.

VOHDmax

VOHDmin

VOLDmax

VOLDmin

1–X2

Time (UI)

MPC8560CPX667JC 数据表(PDF) 64 Page - NXP Semiconductors

MPC8560CPX667JC 数据表(HTML) 64 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载