| 数据搜索系统,热门电子元器件搜索 |
|
ADP5302ACPZ-2-R7 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5302ACPZ-2-R7 数据表(HTML) 4 Page - Analog Devices |
|
4 / 22 page ![]() ADP5302 Data Sheet Rev. B | Page 4 of 22 SPECIFICATIONS VIN = 3.6 V, VOUT = 2.5 V, TJ = −40°C to +125°C for minimum and maximum specifications, and TA = 25°C for typical specifications, unless otherwise noted. Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments INPUT SUPPLY VOLTAGE RANGE VIN 2.15 6.50 V SHUTDOWN CURRENT ISHUTDOWN 18 40 nA VEN = 0 V, −40°C ≤ TJ ≤ +85°C 18 130 nA VEN = 0 V, −40°C ≤ TJ ≤ +125°C QUIESCENT CURRENT Operating Quiescent Current in Hysteresis Mode IQ_HYS 240 360 nA −40°C ≤ TJ ≤ +85°C 240 520 nA −40°C ≤ TJ ≤ +125°C 640 1500 nA 100% duty cycle operation, VIN = 3.0 V, VOUT set to 3.3 V Operating Quiescent Current in Hysteresis Mode IQ_HYS2 2.4 3.2 μA STOP = high; VIN = 3.6 V, VSTOP = 3.6 V Operating Quiescent Current in PWM Mode IQ_PWM 425 630 μA UNDERVOLTAGE LOCKOUT UVLO UVLO Threshold Rising VUVLO_RISING 2.06 2.14 V Falling VUVLO_FALLING 1.90 2.00 V OSCILLATOR CIRCUIT Switching Frequency in PWM Mode fSW 1.7 2.0 2.3 MHz Feedback (FB) Threshold of Frequency Fold VOSC_FOLD 0.3 V SYNCHRONIZATION THRESHOLD1 SYNC Clock Range SYNCCLOCK 1.5 2.5 MHz SYNC High Level Threshold SYNCHIGH 1.2 V SYNC Low Level Threshold SYNCLOW 0.4 V SYNC Duty Cycle Range SYNCDUTY 100 1/fSW − 150 ns SYNC/MODE Leakage Current ISYNC_LEAKAGE 50 150 nA VSYNC/MODE = 3.6 V MODE TRANSITION Transition Delay from Hysteresis Mode to PWM Mode tHYS_TO_PWM 20 Clock cycles SYNC/MODE goes logic high from logic low EN PIN Input Voltage Threshold High VIH 1.2 V Low VIL 0.4 V Input Leakage Current IEN_LEAKAGE 25 nA STOP SWITCHING PWM Switching Stop Delay tSTOP_RISE_DELAY 10 ns STOP goes logic high from logic low PWM Switching Resume Delay tSTOP_FALL_DELAY 20 ns STOP goes logic low from logic high FB PIN Output Options by VID Resistor VOUT_OPT 0.8 5.0 V 0.8 V to 5.0 V in various factory options PWM Mode Fixed VID Code Voltage Accuracy VFB_PWM_FIX −0.6 +0.6 % TJ = 25°C, output voltage setting via factory fuse −1.2 +1.2 % −40°C ≤ TJ ≤ +125°C Adjustable VID Code Voltage Accuracy VFB_PWM_ADJ −1.5 +1.5 % Output voltage setting via the VID resistor |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |