ADIN1300BCPZ-R7 datasheet(59/79 Pages) AD

59 / 79 page

Data Sheet

ADIN1300

Rev. 0 | Page 59 of 79

Bits

Bit Name

Description

Reset

Access

FLD_SLCR_OUT_STUCK_B_1000_EN

Enhanced link detection PMA slicer output stuck at detection enable for

1000BASE-T.

0x1

R/W

FLD_SLCR_IN_ZDET_B_100_EN

Enhanced link detection PMA slicer input zero detection enable for

100BASE-TX.

0x1

R/W

FLD_SLCR_IN_ZDET_B_1000_EN

Enhanced link detection PMA slicer input zero detection enable for

1000BASE-T.

0x1

R/W

FLD_SLCR_IN_INVLD_B_100_EN

Enhanced link detection PMA slicer input invalid level detection enable

for 100BASE-TX. Enabled when set high.

0x0

R/W

FLD_SLCR_IN_INVLD_B_1000_EN

Enhanced link detection PMA slicer input invalid level detection enable

for 1000BASE-T. Enabled when set high.

0x1

R/W

Enhanced Link Detection Latched Status Register

Address: 0x8E38, Reset: 0x0000, Name: FLD_STAT_LAT

This register is the latched status for the enhanced link detection function. This bit is latched until the start of the next link-up, when it is

cleared.

Table 67. Bit Descriptions for FLD_STAT_LAT

Bits

Bit Name

Description

Reset

Access

[15:14]

RESERVED

Reserved.

0x0

FAST_LINK_DOWN_LAT

Main Enhanced Link Detection Latched Indication.

0x0

[12:0]

RESERVED

Reserved.

0x0

Receive MII Clock Stop Enable Register

Address: 0x9400, Reset: 0x0400, Name: RX_MII_CLK_STOP_EN

This register contains the clock stop enable bit specified in Clause 45.2.3.1.4 of IEEE Standard 802.3, which, in the IEEE standard, is at

MMD Register Address 3.0, Bit 10.

Table 68. Bit Descriptions for RX_MII_CLK_STOP_EN

Bits

Bit Name

Description

Reset

Access

[15:11]

RESERVED

Reserved.

0x0

RX_MII_CLK_STOP_EN

If this bit is set, the PHY may stop the receive MII clock while it is signaling low power

enable (LPI). Otherwise, it keeps the clock active.

0x1

R/W

1: the PHY may stop the clock during LPI.

0: clock not stoppable.

[9:0]

RESERVED

Reserved.

0x0

PCS Status 1 Register

Address: 0x9401, Reset: 0x0040, Name: PCS_STATUS_1

The bits contained in this register correspond to the bits in the PCS Status 1 register specified in Clause 45.2.3.2 of IEEE Standard 802.3,

which, in the IEEE standard, is at MMD Register Address 3.1, Bits[11:8] and Bit 6.

Table 69. Bit Descriptions for PCS_STATUS_1

Bits

Bit Name

Description

Reset

Access

[15:12]

RESERVED

Reserved.

0x0

TX_LPI_RCVD

The transmit LPI received bit is a latched version of TX_LPI. When this bit goes

high, it latches high until it is unlatched by reading.

0x0

1: transmit PCS has received LPI.

0: LPI not received.

RX_LPI_RCVD

The receive LPI received bit is a latched version of RX_LPI. When this bit goes high,

it latches high until it is unlatched by reading.

0x0

1: receive PCS has received LPI.

0: LPI not received.

ADIN1300BCPZ-R7 数据表(PDF) 59 Page - Analog Devices

ADIN1300BCPZ-R7 数据表(HTML) 59 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载

链接网址

ADIN1300BCPZ-R7 数据表(PDF) 59 Page - Analog Devices

ADIN1300BCPZ-R7 数据表(HTML) 59 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表 下载

链接网址

数据表下载