| 数据搜索系统,热门电子元器件搜索 |
|
PCF8536AT 数据表(PDF) 29 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8536AT 数据表(HTML) 29 Page - NXP Semiconductors |
|
29 / 54 page ![]() PCA8576F All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved. Product data sheet Rev. 3 — 3 December 2014 29 of 54 NXP Semiconductors PCA8576F Automotive 40 × 4 LCD driver 8.5 I2C-bus controller The PCA8576F acts as an I2C-bus slave receiver. It does not initiate I2C-bus transfers or transmit data to an I2C-bus master receiver. The only data output from the PCA8576F are the acknowledge signals of the selected devices. Device selection depends on the I2C-bus slave address, on the transferred command data and on the hardware subaddress. In single device applications, the hardware subaddress inputs A0 and A1 are normally tied to VSS which defines the hardware subaddress 0. In multiple device applications A0 and A1 are tied to VSS or VDD using a binary coding scheme, so that no two devices with a common I2C-bus slave address have the same hardware subaddress. 8.6 Input filters To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines. 8.7 I2C-bus protocol Two I2C-bus slave addresses (0111 000 and 0111 001) are used to address the PCA8576F. The entire I2C-bus slave address byte is shown in Table 18. The PCA8576F is a write-only device and will not respond to a read access, therefore bit 0 should always be logic 0. Bit 1 of the slave address byte that a PCA8576F will respond to, is defined by the level tied to its SA0 input (VSS for logic 0 and VDD for logic 1). Having two reserved slave addresses allows the following on the same I2C-bus: • Up to 8 PCA8576F for very large LCD applications • The use of two types of LCD multiplex drive The I2C-bus protocol is shown in Figure 24. The sequence is initiated with a START condition (S) from the I2C-bus master which is followed by one of two possible PCA8576F slave addresses available. All PCA8576Fs whose SA0 inputs correspond to bit 0 of the slave address respond by asserting an acknowledge in parallel. This I2C-bus transfer is ignored by all PCA8576Fs whose SA0 inputs are set to the alternative level. Table 18. I2C slave address byte Slave address Bit 7 6 5 4 3 2 1 0 MSB LSB 01 11 00 SA0 R/W |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |