PCF8536AT datasheet(36/54 Pages) NXP

36 / 54 page

PCA8576F

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 3 December 2014

36 of 54

NXP Semiconductors

PCA8576F

Automotive 40 × 4 LCD driver

13. Dynamic characteristics

[1]

Typical output duty factor: 50 % measured at the CLK output pin.

[2]

Not tested in production.

Table 21.

Dynamic characteristics

VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 2.5 V to 8.0 V; Tamb = 40 C to +105 C; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Clock

fclk(int)

internal clock frequency

[1] 3505

4800

6240

fclk(ext)

external clock frequency

960

6720

ffr

frame frequency

internal clock

146

200

260

external clock

280

tclk(H)

HIGH-level clock time

s

tclk(L)

LOW-level clock time

s

Synchronization

tPD(SYNC_N) SYNC propagation delay

tSYNC_NL

SYNC LOW time

s

tPD(drv)

driver propagation delay

VLCD = 5 V

[2] --

s

I2C-bus[3]

Pin SCL

fSCL

SCL clock frequency

400

kHz

tLOW

LOW period of the SCL

clock

1.3

s

tHIGH

HIGH period of the SCL

clock

0.6

s

Pin SDA

tSU;DAT

data set-up time

100

tHD;DAT

data hold time

Pins SCL and SDA

tBUF

bus free time between a

STOP and START

condition

1.3

s

tSU;STO

set-up time for STOP

condition

0.6

s

tHD;STA

hold time (repeated)

START condition

0.6

s

tSU;STA

set-up time for a repeated

START condition

0.6

s

rise time of both SDA and

SCL signals

fSCL = 400 kHz

0.3

s

fSCL < 125 kHz

1.0

s

fall time of both SDA and

SCL signals

0.3

s

capacitive load for each

bus line

400

tw(spike)

spike pulse width

on the I2C-bus

PCF8536AT 数据表(PDF) 36 Page - NXP Semiconductors

PCF8536AT 数据表(HTML) 36 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载