PPC5604BAMLL6R datasheet(7/109 Pages) NXP

7 / 109 page

Package pinouts and signal descriptions

MPC5604B/C Microcontroller Data Sheet, Rev. 15

NXP Semiconductors

Package pinouts and signal descriptions

2.1

Package pinouts

The available LQFP pinouts and the 208 MAPBGA ballmap are provided in the following figures. For pin signal descriptions,

please refer to the device reference manual.

Memory protection unit (MPU)

Provides hardware access control for all memory references generated in a

device

Nexus development interface

(NDI)

Provides real-time development support capabilities in compliance with the

IEEE-ISTO 5001-2003 standard

Periodic interrupt timer (PIT)

Produces periodic interrupts and triggers

Real-time counter (RTC)

A free running counter used for time keeping applications, the RTC can be

configured to generate an interrupt at a predefined interval independent of the

mode of operation (run mode or low-power mode)

System integration unit (SIU)

Provides control over all the electrical pad controls and up 32 ports with 16 bits

of bidirectional, general-purpose input and output signals and supports up to 32

external interrupts with trigger event configuration

Static random-access memory

(SRAM)

Provides storage for program code, constants, and variables

System status configuration

module (SSCM)

Provides system configuration and status data (such as memory size and status,

device mode and security status), device identification data, debug status port

enable and selection, and bus and peripheral abort enable/disable

System timer module (STM)

Provides a set of output compare events to support AUTOSAR (Automotive Open

System Architecture) and operating system tasks

Software watchdog timer (SWT)

Provides protection from runaway code

Wakeup unit (WKPU)

The wakeup unit supports up to 18 external sources that can generate interrupts

or wakeup events, of which 1 can cause non-maskable interrupt requests or

wakeup events.

Crossbar (XBAR) switch

Supports simultaneous connections between two master ports and three slave

ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus

width.

Table 2. MPC5604B/C series block summary (continued)

Block

Function

PPC5604BAMLL6R 数据表(PDF) 7 Page - NXP Semiconductors

PPC5604BAMLL6R 数据表(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载