数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB7006/KDX 数据表(PDF) 41 Page - Microchip Technology

部件名 USB7006/KDX
功能描述  6-Port USB 3.2 Gen 1 SmartHubTMController
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB7006/KDX 数据表(HTML) 41 Page - Microchip Technology

Back Button USB7006/KDX Datasheet HTML 37Page - Microchip Technology USB7006/KDX Datasheet HTML 38Page - Microchip Technology USB7006/KDX Datasheet HTML 39Page - Microchip Technology USB7006/KDX Datasheet HTML 40Page - Microchip Technology USB7006/KDX Datasheet HTML 41Page - Microchip Technology USB7006/KDX Datasheet HTML 42Page - Microchip Technology USB7006/KDX Datasheet HTML 43Page - Microchip Technology USB7006/KDX Datasheet HTML 44Page - Microchip Technology USB7006/KDX Datasheet HTML 45Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 56 page
background image
2022 Microchip Technology Inc. and its subsidiaries
DS00003715B-page 41
USB7006
9.6
AC Specifications
This section details the various AC timing specifications of the device.
9.6.1
POWER SUPPLY AND RESET_N SEQUENCE TIMING
Figure 9-2 illustrates the recommended power supply sequencing and timing for the device. VDD33 should rise after or
at the same time as VCORE. Similarly, RESET_N should rise after or at the same time as VDD33.
Note:
In a typical application, voltage may be present on the VBUS_DET pin before the device is powered. This
is permissible as this pin is designed specifically for this scenario.
9.6.2
POWER-ON AND CONFIGURATION STRAP TIMING
Figure 9-3 illustrates the configuration strap valid timing requirements in relation to power-on, for applications where
RESET_N is not used at power-on. In order for valid configuration strap values to be read at power-on, the following
timing requirements must be met. The operational levels (Vopp) for the external power supplies are detailed in
Section 9.2, Operating Conditions**.
Device configuration straps are also latched as a result of RESET_N assertion. Refer to Section 9.6.3, Reset and Con-
figuration Strap Timing for additional details.
FIGURE 9-2:
POWER SUPPLY AND RESET_N SEQUENCE TIMING
TABLE 9-4:
POWER SUPPLY AND RESET_N SEQUENCE TIMING
Symbol
Description
Min
Typ
Max
Units
tVDD33
VDD33 to VCORE rise delay
0
ms
treset
VDD33 to RESET_N rise delay
1
ms
FIGURE 9-3:
POWER-ON CONFIGURATION STRAP VALID TIMING
TABLE 9-5:
POWER-ON CONFIGURATION STRAP LATCHING TIMING
Symbol
Description
Min
Typ
Max
Units
tcsh
Configuration strap hold after external power supplies at opera-
tional levels
1ms
VDD33
VCORE
RESET_N
All External
Power Supplies
Vopp
Configuration
Straps
tcsh



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com