数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB7006/KDX 数据表(PDF) 11 Page - Microchip Technology

部件名 USB7006/KDX
功能描述  6-Port USB 3.2 Gen 1 SmartHubTMController
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB7006/KDX 数据表(HTML) 11 Page - Microchip Technology

Back Button USB7006/KDX Datasheet HTML 7Page - Microchip Technology USB7006/KDX Datasheet HTML 8Page - Microchip Technology USB7006/KDX Datasheet HTML 9Page - Microchip Technology USB7006/KDX Datasheet HTML 10Page - Microchip Technology USB7006/KDX Datasheet HTML 11Page - Microchip Technology USB7006/KDX Datasheet HTML 12Page - Microchip Technology USB7006/KDX Datasheet HTML 13Page - Microchip Technology USB7006/KDX Datasheet HTML 14Page - Microchip Technology USB7006/KDX Datasheet HTML 15Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 56 page
background image
 2022 Microchip Technology Inc. and its subsidiaries
DS00003715B-page 11
USB7006
Downstream
Ports 1-6 USB
2.0 D+
USB2DN_DP[1:6]
I/O-U
Downstream USB 2.0 Ports 1-6 Data Plus
(D+).
Connect
directly to
3.3V
Downstream
Ports 1-6 USB
2.0 D-
USB2DN_DM[1:6]
I/O-U
Downstream USB 2.0 Ports 1-6 Data Minus
(D-)
Connect
directly to
3.3V
VBUS Detect
VBUS_DET
IS
This signal detects the state of the upstream
bus power.
Externally, VBUS can be as high as 5.5 V,
which can be damaging to this pin. The
amplitude of VBUS must be reduced by a
voltage divider. The recommended voltage
divider is shown below.
For self-powered applications with a perma-
nently attached host, this pin must be con-
nected to either 3.3 V or 5.0 V through a
resistor divider to provide 3.3 V.
In embedded applications, VBUS_DET may
be controlled (toggled) when the host
desires to renegotiate a connection without
requiring a full reset of the device.
Not
Recom-
mended.
If unused,
tie to a
3.3V rail
through a
10-100k
pull-up
resistor.
SPI Interface
SPI Clock
SPI_CLK
I/O-U
SPI clock. This pin should have a weak pull-
down resistor connected at all times to
ensure the pin stays low during reset.
Weak pull-
down to
GND
SPI Data 3-0
SPI_D[3:0]
I/O-U
SPI Data 3-0. If the SPI interface is enabled,
these signals function as Data 3 through 0.
Note 3-1
SPI_D0 operates as the
CFG_BC_EN
s trap if
external SPI memory is not
used. It must be terminated
with the selected strap
resistor to 3.3V or GND.
SPI_D[1:3] s hould be
connected to GND through
a weak pull-down.
Note 3-1
TABLE 3-1:
PIN DESCRIPTIONS (CONTINUED)
Name
Symbol
Buffer
Type
Description
If Unused
VBUS_UP
43K
VBUS_DET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com