USB7056 datasheet(6/55 Pages) MICROCHIP

6 / 55 page

USB7056

DS00002675F-page 6

 2022 Microchip Technology Inc. and its subsidiaries

2.0

INTRODUCTION

2.1

General Description

The Microchip USB7056 hub is low-power, OEM configurable, USB 3.2 Gen 1 hub controller with 6 downstream ports

and advanced features for embedded USB applications. The USB7056 is fully compliant with the Universal Serial Bus

Revision 3.2 Specification and USB 2.0 Link Power Management Addendum. The USB7056 supports 5 Gbps Super-

Speed (SS), 480 Mbps Hi-Speed (HS), 12 Mbps Full-Speed (FS), and 1.5 Mbps Low-Speed (LS) USB downstream

devices on four standard USB 3.2 Gen 1 downstream ports and only legacy speeds (HS/FS/LS) on two standard USB

2.0 downstream ports.

The USB7056 supports USB Power Delivery with up to 100W of power and Alternate Modes on the upstream port.

Downstream port one supports native basic Type-C with integrated CC logic. The downstream Type-C port includes an

internal USB 3.2 Gen 1 multiplexer; no external multiplexer is required for Type-C support.

The USB7056 supports the legacy USB speeds (HS/FS/LS) through a dedicated USB 2.0 hub controller that is the cul-

mination of six generations of Microchip hub feature controller design and experience with proven reliability, interoper-

ability, and device compatibility. The SuperSpeed hub controller operates in parallel with the USB 2.0 controller,

decoupling the 5 Gbps SS data transfers from bottlenecks due to the slower USB 2.0 traffic.

The USB7056 enables OEMs to configure their system using “Configuration Straps.” These straps simplify the config-

uration process assigning default values to USB 3.2 Gen 1 ports and GPIOs. OEMs can disable ports, enable battery

charging and define GPIO functions as default assignments on power up.

The USB7056 supports downstream battery charging. The USB7056 integrated battery charger detection circuitry sup-

ports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. The USB7056 provides the bat-

tery charging handshake and supports the following USB-IF BC1.2 charging profiles:

• DCP: Dedicated Charging Port (Power brick with no data)

• CDP: Charging Downstream Port (1.5A with data)

• SDP: Standard Downstream Port (0.5A with data)

• Custom profiles loaded via SPI EEPROM or OTP

Additionally, the USB7056 includes many powerful and unique features such as:

The Hub Feature Controller, an internal USB device dedicated for use as a USB to I2C/SPI/GPIO interface that allows

external circuits or devices to be monitored, controlled, or configured via the USB interface.

Multi-Host Endpoint Reflector, which provides unique USB functionality whereby USB data can be “mirrored” between

two USB hosts (Multi-Host) in order to perform a single USB transaction.This capability is fully covered by Microchip

intellectual property (U.S. Pat. Nos. 7,523,243 and 7,627,708) and is instrumental in enabling Apple CarPlay™, where

the Apple iPhone® becomes a USB Host.

FlexConnect, which provides flexible connectivity options. Any one of the USB7056’s downstream ports can be recon-

figured to become the upstream port, allowing master capable devices to control other devices on the hub.

PortSwap, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment

of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the

PCB.

PHYBoost, which provides programmable levels of Hi-Speed USB signal drive strength

in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity

in a compromised system environment. The graphic on the right shows an example of

Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration. in

a compromised system environment.

VariSense, which controls the Hi-Speed USB receiver sensitivity enabling programmable levels of USB signal receive

sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is

used.

Port Split, which allows for the USB 3.2 Gen 1 and USB 2.0 portions of downstream ports 2, 3, and 4 to operate inde-

pendently and enumerate two separate devices in parallel in special applications.

USB Power Delivery Billboard Device, which allows an internal device to enumerate as a Billboard class device when

a Power Delivery Alternate Mode negotiation has failed. The Billboard device will enumerate temporarily to the host PC

when a failure occurs, as indicated by a digital signal from an external Power Delivery controller.The USB7056 can be

USB7056 数据表(PDF) 6 Page - Microchip Technology

USB7056 数据表(HTML) 6 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载