| 数据搜索系统,热门电子元器件搜索 |
|
ADPA7008AEHZ-R7 数据表(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADPA7008AEHZ-R7 数据表(HTML) 6 Page - Analog Devices |
|
6 / 28 page ![]() Data Sheet ADPA7008 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS analog.com Rev. 0 | 6 of 28 Figure 2. Pin Configuration Table 8. Pin Function Descriptions Pin No. Mnemonic Description 1, 2, 12, 13 VDD1 to VDD4 Drain Biases for the Amplifier. External bypass capacitors of 4.7 µF, 0.01 µF, and 100 pF are required for these pins. See Figure 9 for the interface schematic. 3, 5, 9, 11 NIC Not Internally Connected. The NIC pins have no internal connections. 4, 10 VGG1, VGG2 Amplifier Gate Controls. External bypass capacitors of 4.7 µF, 0.01 µF, and 100 pF are required for these pins. Adjust VGG1 from −1.5 V to −0.4 V to achieve the desired IDQ. See Figure 7 for the interface schematic . 6, 8, 15, 17 GND Ground Pins. Connect the GND pins to RF and dc ground. 7 RFIN RF Signal Input. The RFIN pin is ac-coupled and matched to 50 Ω. See Figure 6 for the interface schematic. 14 VDET Detector Diode Used for Measuring the RF Output Power. Detection via the VDET pin requires the application of a dc bias voltage through an external series resistor. Used in combination with VREF, the difference detector voltage, VREF − VDET, is a temperature compensated dc voltage proportional to the RF output power (POUT). See Figure 5 for the interface schematic. 16 RFOUT RF Signal Output. The RFOUT pin is ac-coupled and matched to 50 Ω. See Figure 8 for the interface schematic. 18 VREF Reference Diode Voltage. Use the VREF pin for temperature compensation of the VDET RF POUT measurements. Used in combination with VDET, this voltage provides temperature compensation to the VDET RF POUT measurements. See Figure 4 for the interface schematic. EPAD Exposed Pad. The exposed pad must be connected to RF and dc ground INTERFACE SCHEMATICS GND Figure 3. GND Interface Schematic VREF Figure 4. VREF Interface Schematic VDET Figure 5. VDET Interface Schematic RFIN Figure 6. RFIN Interface Schematic VGG1, VGG2 Figure 7. VGG1, VGG2 Interface Schematic RFOUT Figure 8. RFOUT Interface Schematic VDD1 TO VDD4 Figure 9. VDD1 to VDD4 Interface Schematic |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |