MPC7410EC datasheet(28/56 Pages) NXP

28 / 56 page

MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1

Freescale Semiconductor

Pinout Listings

VDD

G8, G10, G12, J8, J10, J12, L8, L10, L12, N8, N10, N12

—

N/A

—

Notes:

1. OVDD supplies power to the processor bus, JTAG, and all control signals except the L2 cache controls (L2CE, L2WE, and

L2ZZ); L2OVDD supplies power to the L2 cache interface (L2ADDR[0:18], L2DATA[0:63], L2DP[0:7], and L2SYNC_OUT)

and the L2 control signals; and VDD supplies power to the processor core and the PLL and DLL (after filtering to become

AVDD and L2AVDD, respectively). These columns serve as a reference for the nominal voltage supported on a given signal

as selected by the BVSEL/L2VSEL pin configurations of Table 2 and the voltage supplied. For actual recommended value

of Vin or supply voltages, see Table 3.

2. These are test signals for factory use only and must be pulled up to OVDD for normal machine operation.

3. To allow for future I/O voltage changes, provide the option to connect BVSEL and L2VSEL independently to either OVDD,

GND, HRESET, or ¬HRESET. For the MPC7410 the L2 bus only supports 2.5- and 1.8-V options. The default selection, if

L2VSEL is left unconnected, is 2.5-V operation. For the MPC7410 the processor bus supports 3.3-, 2.5-, and 1.8-V options.

The default selection, if BVSEL is left unconnected, is 3.3-V operation. Refer to Table 2 for supported BVSEL and L2VSEL

settings.

4. PLL_CFG[0:3] must remain stable during operation; should only be changed during the assertion of HRESET or during sleep

mode and must adhere to the internal PLL-relock time requirement.

5. Ignored input in 60x bus mode.

6. Unused output in 60x bus mode. Signal is three-stated in 60x mode.

7. Deasserted (pulled high) at HRESET negation for 60x bus mode. Asserted (pulled low) at HRESET negation for MPX bus

mode.

8. Uses one of nine existing no connects in the MPC750 360 BGA package.

9. Internal pull up on die. Pulled-up signals are VDD based.

10.Reuses MPC750 DRTRY, DBDIS, and TLBISYNC pins (DTI1, DTI2, and EMODE, respectively).

11.The VOLTDET pin position on the MPC750 360 BGA package is now an L2OVDD pin on the MPC7410 360 package.

12.Output only for MPC7410, was I/O for MPC750.

13.MPX bus mode only.

14.If necessary, to overcome the internal pull-up resistance and ensure this input will recognize a low signal, a pull-down

resistance less than 250

Ω should be used.

15.MCP minimum pulse width: asynchronous, falling-edge input needs to be held asserted for a minimum of 2 cycles to

guarantee that it is latched by the processor.

16.In MPX bus mode the ABB signal is called AMON and the DBB signal is called DMON. These signals are not a requirement

of the MPX bus protocol and may not be available on future products.

Table 12. Pinout Listing for the MPC7410, 360 CBGA and 360 HCTE Packages (continued)

Signal Name

Pin Number

Active

I/O

I/F Select 1

Notes

MPC7410EC 数据表(PDF) 28 Page - NXP Semiconductors

MPC7410EC 数据表(HTML) 28 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载