| 数据搜索系统,热门电子元器件搜索 |
|
SWCS049E 数据表(PDF) 63 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SWCS049E 数据表(HTML) 63 Page - Texas Instruments |
|
63 / 144 page ![]() SWCS049-021 D A D 6 D A D 5 D A D 4 D A D 3 D A D 2 D A D 1 D A D 0 W R I T E A C K R A D 7 R A D 6 R A D 5 R A D 4 R A D 3 R A D 2 R A D 1 R A D 0 A C K D A T 7 D A T 6 D A T 5 D A T 4 D A T 3 D A T 2 D A T 1 D A T 0 A C K S T O P S T A R T SDA SCL D A D 6 D A D 5 D A D 4 D A D 3 D A D 2 D A D 1 D A D 0 R E A D A C K S T A R T D A D 7 SWCS049-020 D A D 6 D A D 5 D A D 4 D A D 3 D A D 2 D A D 1 D A D 0 W R I T E A C K DAD: Device address RAD: Register address DAT: Data R A D 7 R A D 6 R A D 5 R A D 4 R A D 3 R A D 2 R A D 1 R A D 0 A C K D A T 7 D A T 6 D A T 5 D A T 4 D A T 3 D A T 2 D A T 1 D A T 0 A C K S T O P SDA SCL Slave drives SDA Master drives SDA S T A R T 63 TPS65911 www.ti.com SWCS049S – JUNE 2010 – REVISED AUGUST 2018 Submit Documentation Feedback Product Folder Links: TPS65911 Detailed Description Copyright © 2010–2018, Texas Instruments Incorporated 6.12.1 Access Protocols For compatibility, the I2C interfaces in the TPS65911 device use the same read/write protocol as other TI power ICs, based on an internal register size of 8 bits. Supported transactions are described in the following sections. 6.12.1.1 Single Byte Access A write access is initiated by a first byte including the address of the device (7 MSBs) and a write command (LSB), a second byte provides the address (8 bits) of the internal register, and the third byte represents the data to be written in the internal register, see Figure 6-7. A read access is initiated by: • A first byte, including the address of the device (7 MSBs) and a write command (LSB) • A second byte, providing the address (8 bits) of the internal register • A third byte, including again the device address (7 MSBs) and the read command (LSB) The device replies by sending a fourth byte representing the content of the internal register (see Figure 6-8). Figure 6-7. I2C Write Access Single Byte Figure 6-8. I2C Read Access Single Byte 6.12.1.2 Multiple Byte Access to Several Adjacent Registers A write access is initiated by: • A first byte, including the address of the device (7 MSBs) and a write command (LSB) • A second byte, providing the base address (8 bits) of the internal registers The following N bytes represent the data to be written in the internal register starting at the base address and incremented by one at each data byte (see Figure 6-9). A read access is initiated by: • A first byte, including the address of the device (7 MSBs) and a write command (LSB) • A second byte, providing the base address (8 bits) of the internal register • A third byte, including again the device address (7 MSBs) and the read command (LSB) The device replies by sending a fourth byte, representing the content of the internal registers, starting at the base address and next consecutive ones (see Figure 6-10). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |