数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6441...ALV 数据表(PDF) 146 Page - Texas Instruments

部件名 AM6441...ALV
功能描述  AM64x Sitara™ Processors
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6441...ALV 数据表(HTML) 146 Page - Texas Instruments

Back Button AM6441...ALV Datasheet HTML 142Page - Texas Instruments AM6441...ALV Datasheet HTML 143Page - Texas Instruments AM6441...ALV Datasheet HTML 144Page - Texas Instruments AM6441...ALV Datasheet HTML 145Page - Texas Instruments AM6441...ALV Datasheet HTML 146Page - Texas Instruments AM6441...ALV Datasheet HTML 147Page - Texas Instruments AM6441...ALV Datasheet HTML 148Page - Texas Instruments AM6441...ALV Datasheet HTML 149Page - Texas Instruments AM6441...ALV Datasheet HTML 150Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 244 page
background image
Table 7-53. GPMC and NOR Flash Switching Characteristics – Synchronous Mode (continued)
see Figure 7-39, Figure 7-40, Figure 7-41, Figure 7-42, and Figure 7-43
NO.
(3)
PARAMETER
DESCRIPTION
MODE
(17)
MIN
MAX
MIN
MAX
UNIT
100 MHz
133 MHz
F15 td(clkL-do)
Delay time, GPMC_CLK falling
edge to GPMC_AD[n:0](1) data bus
transition
(12)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(10)
J + 2.7
J - 2.3
(10)
J + 2.7
ns
F15 td(clkL-do).
Delay time, GPMC_CLK falling
edge to GPMC_AD[n:0](1) data bus
transition
(13)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(10)
J + 2.7
J - 2.3
(10)
J + 2.7
ns
F17 td(clkH-be[x]n)
Delay time, output clock GPMC_CLK
rising edge to output lower byte
enable and command latch enable
GPMC_BE0n_CLE transition
(11)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(10)
J + 1.9
J - 2.3
(10)
J + 1.9
ns
F17 td(clkL-be[x]n)
Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
transition
(12)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(10)
J + 1.9
J - 2.3
(10)
J + 1.9
ns
F17 td(clkL-be[x]n).
Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
transition
(13)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(10)
J + 1.9
J - 2.3
(10)
J + 1.9
ns
F18 tw(csnV)
Pulse duration, output chip select
GPMC_CSn[i]
(14) low
Read
A
A
ns
Write
A
A
ns
F19 tw(be[x]nV)
Pulse duration, output lower byte
enable and command latch enable
GPMC_BE0n_CLE, output upper byte
enable GPMC_BE1n low
Read
C
C
ns
Write
C
C
ns
F20 tw(advnV)
Pulse duration, output address
valid and address latch enable
GPMC_ADVn_ALE low
Read
K
K
ns
Write
K
K
ns
(1)
Synchronous Mode supports 16-bit data bus up to 133 MHz and 32-bit data bus up to 100 MHz
(2)
For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
With n being the page burst access number.
(3)
B = ClkActivationTime × GPMC_FCLK(15)
(4)
For single read: D = (RdCycleTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For burst read: D = (RdCycleTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For burst write: D = (WrCycleTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
(5)
For single read: E = (CSRdOffTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For burst read: E = (CSRdOffTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For burst write: E = (CSWrOffTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
(6)
For csn falling edge (CS activated):
Case GPMCFCLKDIVIDER = 0:
F = 0.5 × CSExtraDelay × GPMC_FCLK(15)
Case GPMCFCLKDIVIDER = 1:
F = 0.5 × CSExtraDelay × GPMC_FCLK(15) if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and
CSOnTime are even)
F = (1 + 0.5 × CSExtraDelay) × GPMC_FCLK(15) otherwise
Case GPMCFCLKDIVIDER = 2:
F = 0.5 × CSExtraDelay × GPMC_FCLK(15) if ((CSOnTime - ClkActivationTime) is a multiple of 3)
F = (1 + 0.5 × CSExtraDelay) × GPMC_FCLK(15) if ((CSOnTime - ClkActivationTime - 1) is a multiple of 3)
F = (2 + 0.5 × CSExtraDelay) × GPMC_FCLK(15) if ((CSOnTime - ClkActivationTime - 2) is a multiple of 3)
(7)
For ADV falling edge (ADV activated):
Case GPMCFCLKDIVIDER = 0:
G = 0.5 × ADVExtraDelay × GPMC_FCLK(15)
Case GPMCFCLKDIVIDER = 1:
AM6442, AM6441, AM6421, AM6412, AM6411
SPRSP56D – JANUARY 2021 – REVISED JULY 2022
www.ti.com
146
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com