数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6441...ALV 数据表(PDF) 189 Page - Texas Instruments

部件名 AM6441...ALV
功能描述  AM64x Sitara™ Processors
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6441...ALV 数据表(HTML) 189 Page - Texas Instruments

Back Button AM6441...ALV Datasheet HTML 185Page - Texas Instruments AM6441...ALV Datasheet HTML 186Page - Texas Instruments AM6441...ALV Datasheet HTML 187Page - Texas Instruments AM6441...ALV Datasheet HTML 188Page - Texas Instruments AM6441...ALV Datasheet HTML 189Page - Texas Instruments AM6441...ALV Datasheet HTML 190Page - Texas Instruments AM6441...ALV Datasheet HTML 191Page - Texas Instruments AM6441...ALV Datasheet HTML 192Page - Texas Instruments AM6441...ALV Datasheet HTML 193Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 244 page
background image
7.10.5.14.1.2 OSPI0 Without Data Training
Note
Timing parameters defined in this section are only applicable when data training is not implemented
and DLL delays are configured as described in Table 7-97 and Table 7-100.
7.10.5.14.1.2.1 OSPI0 PHY SDR Timing
Table 7-97 defines DLL delays required for OSPI0 PHY SDR Mode. Table 7-98, Figure 7-82, Figure 7-83, Table
7-99, and Figure 7-84 present timing requirements and switching characteristics for OSPI0 PHY SDR Mode.
Table 7-97. OSPI0 DLL Delay Mapping for PHY SDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT FIELD
DELAY VALUE
Transmit
All modes
PHY_CONFIG_TX_DLL_DELAY_FLD,
0x0
Receive
All modes
PHY_CONFIG_RX_DLL_DELAY_FLD
0x0
Table 7-98. OSPI0 Timing Requirements – PHY SDR Mode
see Figure 7-82 and Figure 7-83
NO.
MODE
MIN
MAX
UNIT
O19
tsu(D-CLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_CLK edge
1.8V, SDR with Internal PHY Loopback
-2.19
ns
3.3V, SDR with Internal PHY Loopback
-1.71
ns
O20
th(CLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_CLK edge
1.8V, SDR with Internal PHY Loopback
7.62
ns
3.3V, SDR with Internal PHY Loopback
8.1
ns
O21
tsu(D-LBCLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_DQS edge
1.8V, SDR with External Board Loopback
-3.1
ns
3.3V, SDR with External Board Loopback
-3.47
ns
O22
th(LBCLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_DQS edge
1.8V, SDR with External Board Loopback
3.31
ns
3.3V, SDR with External Board Loopback
4.33
ns
OSPI_CLK
OSPI_D[i:0]
OSPI_TIMING_05
O 9
1
O20
Figure 7-82. OSPI0 Timing Requirements – PHY SDR with Internal PHY Loopback
OSPI_DQS
OSPI_TIMING_06
O21
O 2
2
OSPI_D[i:0]
Figure 7-83. OSPI0 Timing Requirements – PHY SDR with External Board Loopback
www.ti.com
AM6442, AM6441, AM6421, AM6412, AM6411
SPRSP56D – JANUARY 2021 – REVISED JULY 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
189
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com