数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6421...ALV 数据表(PDF) 168 Page - Texas Instruments

部件名 AM6421...ALV
功能描述  AM64x Sitara™ Processors
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6421...ALV 数据表(HTML) 168 Page - Texas Instruments

Back Button AM6421...ALV Datasheet HTML 164Page - Texas Instruments AM6421...ALV Datasheet HTML 165Page - Texas Instruments AM6421...ALV Datasheet HTML 166Page - Texas Instruments AM6421...ALV Datasheet HTML 167Page - Texas Instruments AM6421...ALV Datasheet HTML 168Page - Texas Instruments AM6421...ALV Datasheet HTML 169Page - Texas Instruments AM6421...ALV Datasheet HTML 170Page - Texas Instruments AM6421...ALV Datasheet HTML 171Page - Texas Instruments AM6421...ALV Datasheet HTML 172Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 244 page
background image
Table 7-60. MCAN Timing Conditions (continued)
PARAMETER
MIN
MAX
UNIT
SRI
Input slew rate
2
15
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
5
20
pF
Table 7-61. MCAN Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
MCAN1
td(MCAN_TX)
Delay time, transmit shift register to MCANn_TX
10
ns
MCAN2
td(MCAN_RX)
Delay time, MCANn_RX to receive shift register
10
ns
For more information, see Controller Area Network (MCAN) section in Peripherals chapter in the device TRM.
7.10.5.11 MCSPI
For more details about features and additional description information on the device Serial Port Interface, see
the corresponding subsections within Signal Descriptions and Detailed Description sections.
Table 7-62 presents timing conditions for MCSPI.
For more information, see Multichannel Serial Peripheral Interface (MCSPI) section in Peripherals chapter in the
device TRM.
Table 7-62. MCSPI Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
2
8.5
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
6
12
pF
7.10.5.11.1 MCSPI — Master Mode
Table 7-63, Figure 7-55, Table 7-64, and Figure 7-56 present timing requirements and switching characteristics
for SPI – Master Mode.
Table 7-63. MCSPI Timing Requirements – Master Mode
see Figure 7-55
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
SM4
tsu(MISO-SPICLK)
Setup time, SPIn_D[x] valid before SPIn_CLK active edge
2.8
ns
SM5
th(SPICLK-MISO)
Hold time, SPIn_D[x] valid after SPIn_CLK active edge
3
ns
AM6442, AM6441, AM6421, AM6412, AM6411
SPRSP56D – JANUARY 2021 – REVISED JULY 2022
www.ti.com
168
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com