数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6411...ALV 数据表(PDF) 212 Page - Texas Instruments

部件名 AM6411...ALV
功能描述  AM64x Sitara™ Processors
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6411...ALV 数据表(HTML) 212 Page - Texas Instruments

Back Button AM6411...ALV Datasheet HTML 208Page - Texas Instruments AM6411...ALV Datasheet HTML 209Page - Texas Instruments AM6411...ALV Datasheet HTML 210Page - Texas Instruments AM6411...ALV Datasheet HTML 211Page - Texas Instruments AM6411...ALV Datasheet HTML 212Page - Texas Instruments AM6411...ALV Datasheet HTML 213Page - Texas Instruments AM6411...ALV Datasheet HTML 214Page - Texas Instruments AM6411...ALV Datasheet HTML 215Page - Texas Instruments AM6411...ALV Datasheet HTML 216Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 212 / 244 page
background image
Table 7-149. JTAG Timing Conditions (continued)
PARAMETER
MIN
MAX
UNIT
td(Trace Mismatch Delay)
Propagation delay mismatch across all traces
100
ps
(1)
Maximum propagation delay associated with the JTAG signal traces has a significant impact on maximum TCK operating frequency. It
may be possible to increase the trace delay beyond this value, but the operating frequency of TCK must be reduced to account for the
additional trace delay.
Table 7-150. JTAG Timing Requirements
see Figure 7-117
NO.
MIN
MAX
UNIT
J1
tc(TCK)
Cycle time minimum, TCK
45.5(1)
ns
J2
tw(TCKH)
Pulse width minimum, TCK high
0.4P(2)
ns
J3
tw(TCKL)
Pulse width minimum, TCK low
0.4P(2)
ns
J4
tsu(TDI-TCK)
Input setup time minimum, TDI valid to TCK high
4
ns
tsu(TMS-TCK)
Input setup time minimum, TMS valid to TCK high
4
ns
J5
th(TCK-TDI)
Input hold time minimum, TDI valid from TCK high
2
ns
th(TCK-TMS)
Input hold time minimum, TMS valid from TCK high
2
ns
(1)
The maximum TCK operating frequency assumes the following timing requirements and switching characteristis for the attached
debugger. The operating frequency of TCK must be reduced to provide appropriate timing margin if the debugger exceeds any of these
assumptions.
Minimum TDO setup time of 2.2 ns relative to the rising edge of TCK
TDI and TMS output delay in the range of -16.1 ns to 14.1 ns relative to the falling edge of TCK
(2)
P = TCK cycle time in ns
Table 7-151. JTAG Switching Characteristics
see Figure 7-117
NO.
PARAMETER
MIN
MAX
UNIT
J6
td(TCKL-TDOI)
Delay time minimum, TCK low to TDO invalid
0
ns
J7
td(TCKL-TDOV)
Delay time maximum, TCK low to TDO valid
14
ns
TDO
J2
J1
J4
TCK
J5
TDI / TMS
J3
J6
J7
J4
J5
Figure 7-117. JTAG Timing Requirements and Switching Characteristics
AM6442, AM6441, AM6421, AM6412, AM6411
SPRSP56D – JANUARY 2021 – REVISED JULY 2022
www.ti.com
212
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com