数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ATR0621 数据表(PDF) 8 Page - ATMEL Corporation

部件名 ATR0621
功能描述  GPS Baseband Processor
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

ATR0621 数据表(HTML) 8 Page - ATMEL Corporation

Back Button ATR0621 Datasheet HTML 4Page - ATMEL Corporation ATR0621 Datasheet HTML 5Page - ATMEL Corporation ATR0621 Datasheet HTML 6Page - ATMEL Corporation ATR0621 Datasheet HTML 7Page - ATMEL Corporation ATR0621 Datasheet HTML 8Page - ATMEL Corporation ATR0621 Datasheet HTML 9Page - ATMEL Corporation ATR0621 Datasheet HTML 10Page - ATMEL Corporation ATR0621 Datasheet HTML 11Page - ATMEL Corporation ATR0621 Datasheet HTML 12Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
8
4890AS–GPS–09/05
ATR0621 [Preliminary]
3.2
Signal Description
VBAT18
G6
OUT
VDD18
E6
IN
VDD18
F7
IN
VDD18
F6
IN
VDDIO(2)
E5
IN
VDD_USB(3)
F5
IN
XT_IN
J9
IN
XT_OUT
J10
OUT
Table 3-1.
ATR0621 Pinout (Continued)
Pin Name
LFBGA100
Pin Type
Pull Resistor
(Reset Value)(1)
Firmware Label
PIO Bank A
PIO Bank B
Notes:
1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset
2. VDDIO is the supply voltage for the following GPIO pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24,
P25, P26, P27 and P29
3. VDD_USB is the supply voltage for the following USB pins: USB_DM and USB_DP. For operation of the USB interface, sup-
ply of 3.0V to 3.6V is required.
Table 3-2.
ATR0621 Signal Description
Module
Name
Function
Type
Active Level Comment
EBI
EM_A0 to EM_A21
External Memory Address Bus
Output
All valid after reset
EM_DA0 to EM_DA15 External Memory Data Bus
I/O
Internal pull-down resistor
NCS0 to NCS1
Chip Select
Output
Low
Output High in RESET state
NCS2 to NCS3
Chip Select
Output
Low
Output High in RESET state
NWR0
Lower Byte Write Signal
Output
Low
Output High in RESET state
NWR1
Upper Byte Write Signal
Output
Low
Output High in RESET state
NRD
Read Signal
Output
Low
Output High in RESET state
NWE
Write Enable
Output
Low
Output High in RESET state
NOE
Output Enable
Output
Low
Output High in RESET state
NUB
Upper Byte Select (16-bit SRAM)
Output
Low
Output High in RESET state
NLB
Lower Byte Select (16-bit SRAM)
Output
Low
Output High in RESET state
BOOT_MODE
Boot Mode Input
Input
PIO-controlled after reset,
internal pull-down resistor
USART
TXD1-2
Transmit Data Output
Output
PIO-controlled after reset
RXD1-2
Receive Data Input
Input
PIO-controlled after reset
SCK1-2
External Synchronous Serial
Clock
I/O
PIO-controlled after reset
USB
USB_DP
USB Data (D+)
I/O
USB_DM
USB Data (D-)
I/O
APMC
RF_ON
Output
Interface to ATR0600
RTC
NSLEEP
Sleep Output
Output
Low
Interface to ATR0600
NSHDN
Shutdown Output
Output
Low
Connect to pin LDO_EN
XT_IN
Oscillator Input
Input
RTC oscillator
XT_OUT
Oscillator Output
Output
RTC oscillator



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com