数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

LARA-R6401D 数据表(PDF) 17 Page - u-blox AG

部件名 LARA-R6401D
功能描述  Single or multi-mode LTE Cat 1 modules with Secure Cloud
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  U-BLOX [u-blox AG]
网页  https://www.u-blox.com/
标志 U-BLOX - u-blox AG

LARA-R6401D 数据表(HTML) 17 Page - u-blox AG

Back Button LARA-R6401D Datasheet HTML 13Page - u-blox AG LARA-R6401D Datasheet HTML 14Page - u-blox AG LARA-R6401D Datasheet HTML 15Page - u-blox AG LARA-R6401D Datasheet HTML 16Page - u-blox AG LARA-R6401D Datasheet HTML 17Page - u-blox AG LARA-R6401D Datasheet HTML 18Page - u-blox AG LARA-R6401D Datasheet HTML 19Page - u-blox AG LARA-R6401D Datasheet HTML 20Page - u-blox AG LARA-R6401D Datasheet HTML 21Page - u-blox AG Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 41 page
background image
LARA-R6 series - Data sheet
UBX-21004391 - R09
Pin definition
Page 17 of 41
C1-Public
3 Pin definition
3.1 Pin assignment
64 63
61 60
58 57
55 54
22
50
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
CTS
RTS
DCD
RI
V_INT
RSVD
GND
GPIO6
RESET_N
GPIO1
PWR_ON
RXD
TXD
11
10
8
7
5
4
2
1
21
19
18
16
15
13
12
3
20
17
14
9
6
23
25 26
28 29
31 32
24
27
30
43
44
46
47
49
52
53
33
35
36
38
39
41
42
51
48
45
40
37
34
59
62
56
GND
GND
DSR
DTR
GND
VUSB_DET
GND
GND
GND
VCC
VCC
RSVD
I2S_TXD
I2S_CLK
SIM_CLK
SIM_IO
VSIM
GPIO5
VCC
SIM_RST
I2S_RXD
I2S_WA
LARA-R6001
Top View
Pin 65-96: GND
99
100
97
98
GND
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
64 63
61 60
58 57
55 54
22
50
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
CTS
RTS
DCD
RI
V_INT
RSVD
GND
GPIO6
RESET_N
GPIO1
PWR_ON
RXD
TXD
11
10
8
7
5
4
2
1
21
19
18
16
15
13
12
3
20
17
14
9
6
23
25 26
28 29
31 32
24
27
30
43
44
46
47
49
52
53
33
35
36
38
39
41
42
51
48
45
40
37
34
59
62
56
GND
GND
DSR
DTR
GND
VUSB_DET
GND
GND
GND
VCC
VCC
RSVD
I2S_TXD
I2S_CLK
SIM_CLK
SIM_IO
VSIM
GPIO5
VCC
SIM_RST
I2S_RXD
I2S_WA
LARA-R6801
Top View
Pin 65-96: GND
99
100
97
98
GND
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
64 63
61 60
58 57
55 54
22
50
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
CTS
RTS
DCD
RI
V_INT
RSVD
GND
GPIO6
RESET_N
GPIO1
PWR_ON
RXD
TXD
11
10
8
7
5
4
2
1
21
19
18
16
15
13
12
3
20
17
14
9
6
23
25 26
28 29
31 32
24
27
30
43
44
46
47
49
52
53
33
35
36
38
39
41
42
51
48
45
40
37
34
59
62
56
GND
GND
DSR
DTR
GND
VUSB_DET
GND
GND
GND
VCC
VCC
RSVD
I2S_TXD
I2S_CLK
SIM_CLK
SIM_IO
VSIM
GPIO5
VCC
SIM_RST
I2S_RXD
I2S_WA
LARA-R6401
Top View
Pin 65-96: GND
99
100
97
98
GND
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
Figure 2: LARA-R6 series pin assignment (top view)
No
Name
Power
domain
I/O
Description
Remarks
1
GND
-
N/A
Ground
All the GND pins are intended to be connected to ground
2
RSVD
-
N/A
RESERVED pin
Pin reserved for future use. Internally not connected.
3
GND
-
N/A
Ground
All the GND pins are intended to be connected to ground
4
V_INT
-
O
Generic Digital Interfaces
supply output
V_INT = 1.8 V (typical) generated by the module when it is
switched-on, outside low power deep sleep mode.
See section 4.2.3 for detailed electrical specs.
Provide test point for diagnostic purposes.
5
GND
-
N/A
Ground
All the GND pins are intended to be connected to ground
6
DSR
GDI
O /
I
UART data set ready /
AUX UART request to send
Circuit 107 in ITU-T V.24 (DSR output, push-pull, idle high,
active low), alternatively configurable as second auxiliary
UART RTS (HW flow control input, idle high, active low,
with internal active pull-up enabled).
See section 4.2.14 for detailed electrical specs.
7
RI
GDI
O /
O
UART ring indicator /
AUX UART clear to send
Circuit 125 in ITU-T V.24 (RI output, push-pull, idle high,
active low), alternatively configurable as second auxiliary
UART CTS (HW flow control output, push-pull, idle high,
active low).
See section 4.2.14 for detailed electrical specs.
8
DCD
GDI
O /
O
UART data carrier detect /
AUX UART data output
Circuit 109 in ITU-T V.24 (DCD output, push-pull, idle high,
active low), alternatively settable as Second Auxiliary
UART RXD (data output, push-pull, idle high, active low).
See section 4.2.14 for detailed electrical specs.
9
DTR
GDI
I /
I
UART data terminal ready /
AUX UART data input
Circuit 108/2 in ITU-T V. 24 (DTR input, idle high, active
low, with internal active pull-up enabled), alternatively
settable as Second Auxiliary UART TXD (data input, idle
high, active low, with internal active pull-up enabled).
See section 4.2.14 for detailed electrical specs.
10
RTS
GDI
I
UART ready to send
Circuit 105 in ITU-T V.24 (RTS flow control input, idle high,
active low, with internal active pull-up enabled).
See section 4.2.14 for detailed electrical specs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com