数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VE...ALZQ1 数据表(PDF) 124 Page - Texas Instruments

部件名 TDA4VE...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VE...ALZQ1 数据表(HTML) 124 Page - Texas Instruments

Back Button TDA4VE...ALZQ1 Datasheet HTML 120Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 121Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 122Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 123Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 124Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 125Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 126Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 127Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 128Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 251 page
background image
7.10.2.5 Isolated MCU and Main Domains Power- Down Sequencing
Figure 7-6 describes the device power-down sequencing.
J7VCL_ELCH_04
T0
T1
T2
T3
(VDDSHV0_MCU, VDDSHV1_MCU, VDDSHV2_MCU)
(B)
(VDDSHV0, VDDSHV1, VDDSHV2, VDDSHV3,
VDDSHV4, VDDSHV5 , VDDSHV6) ,VDDA_3P3_USB
(D)
(B)
(E)
(VDDA_MCU_PLLGRP0, VDDA_MCU_TEMP,
VDDA_ADC_MCU, VDDA_POR_WKUP, VDDA_WKUP)
(F)
VDD_MCU
(8)
VDD MCU WAKE
VDDAR MCU
_
_
1,
_
VDDAR_CORE, VDDAR_CPU
MCU_PORz
(J)
PORz
(J)
OSC1_XI, OSC1_XO
(optional)
WKUP_LFOSC0_XI, WKUP_LFOSC0_XO
(optional)
WKUP_OSC0_XI, WKUP_OSC0_XO
VDDS_DDR_BIAS, VDDS_DDR, VDDS_DDR_C
(VDDSHV0_MCU, VDDSHV1_MCU, VDDSHV2_MCU)
(C)
(VDDSHV0, VDDSHV1, VDDSHV2, VDDSHV3,
VDDSHV4, VDDSHV5 , VDDSHV6)
VDDS_MMC0
(D)
(C),
VDDA_OSC1, VDDA_PLLGRP8,
VDDA_PLLGRP6, VDDA_PLLGRP4,
VDDA_PLLGRP0, VDDA_TEMP01, VDDA_TEMP0,
VDD_CPU
T4
(VDDA_1P8_SERDES, VDDA_1P8_USB)
(G)
(VDDA_0P8_PLL_DDR, VDDA_0P8_DLL_MMC0)
(H)
T
Δ1
MCU_BOOTMODE[9:0], BOOTMODE[7:0]
VDD_CORE, VDD_WAKE0, VDDA_0P8_SERDES,
VDDA_0P8_SERDES_C, VDDA_0P8_USB
Valid Configuration
A.
Time stamp markers:
T0 – MCU_PORz and PORz assert low to put all processor resources in safe state. (0 ms)
T1 – Main DDR, SRAM Core, and SRAM CPU power domains start ramp-down. (0.5 ms)
T2 – All core voltages start supply ramp-down. (2.5 ms)
T3 – All 1.8V voltages start supply ramp-down. (3.0 ms)
T4 – All 3.3V voltages start supply ramp-down. (3.5 ms)
B.
Any MCU or Main dual voltage IO domains (VDDSHVn_MCU or VDDSHVn) being supplied by 3.3 V to support 3.3-V digital interfaces.
C.
Any MCU or Main dual voltage IO supplies (VDDSHVn_MCU or VDDSHVn) being supplied by 1.8 V to support 1.8-V digital interfaces.
When eMMC memories are used, Main 1.8-V supplies could have a ramp-down aligned to T1 due to PDN designs grouping supplies
with VDD_MMC0.
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
124
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com