TDA4VE...ALZQ1 datasheet(231/251 Pages) TI

231 / 251 page

Note

The JTAG signals are split across two IO power domains on the device. Timings parameters defined

in this section only apply when the two IO power domains are operating at the same voltage and level-

shifters are not inserted into the signal path. Values for the following timing parameters are not defined

when operating the two IO power domains at different voltages since propagation delay through the

device IO buffers differ when some are operating at 1.8 V while others are operating at 3.3 V. This

effectively reduces timing margin beyond the values defined in this section. The JTAG interface is still

expected to function when the two IO power domains are operated at different voltages, assuming the

system designer has implemented appropriate level-shifters and the operating frequency is reduced

to accommodate additional delay inserted by the level-shifters and IO buffers operating at different

voltages.

Table 7-94. JTAG Timing Conditions

PARAMETER

MIN

MAX

UNIT

Input Conditions

SRI

Input slew rate

0.50

2.00

V/ns

Output Conditions

Output load capacitance

PCB CONNECTIVITY REQUIREMENTS

td(Trace Delay)

Propagation delay of each trace

83.5

1000(1)

td(Trace Mismatch Delay)

Propagation delay mismatch across all traces

100

(1)

Maximum propagation delay associated with the JTAG signal traces has a significant impact on maximum TCK operating frequency. It

may be possible to increase the trace delay beyond this value, but the operating frequency of TCK must be reduced to account for the

additional trace delay.

7.10.6.2.1 JTAG Electrical Data and Timing

Section 7.10.6.2.1.1, Section 7.10.6.2.1.2, and Figure 7-112 assume testing over the recommended operating

conditions and electrical characteristic conditions.

7.10.6.2.1.1 JTAG Timing Requirements

See Figure 7-112

NO.

MIN

MAX UNIT

tc(TCK)

Cycle time minimum, TCK

46.5(1)

tw(TCKH)

Pulse width minimum, TCK high

18.6(2)

tw(TCKL)

Pulse width minimum, TCK low

18.6(2)

tsu(TDI-TCK)

Input setup time minimum, TDI valid to TCK high

4.5

tsu(TMS-TCK)

Input setup time minimum, TMS valid to TCK high

4.5

th(TCK-TDI)

Input hold time minimum, TDI valid from TCK high

th(TCK-TMS)

Input hold time minimum, TMS valid from TCK high

(1)

The maximum TCK operating frequency assumes the following timing requirements and switching characteristics for the attached

debugger. The operating frequency of TCK must be reduced to provide appropriate timing margin if the debugger exceeds any of these

assumptions.

•

Minimum TDO setup time of 4.6 ns relative to the rising edge of TCK

•

TDI and TMS output delay in the range of –16.5 ns to 14.0 ns relative to the falling edge of TCK

(2)

P = TCK cycle time in ns

7.10.6.2.1.2 JTAG Switching Characteristics

See Figure 7-112

NO.

PARAMETER

MIN

MAX

UNIT

td(TCKL-TDOI)

Delay time minimum, TCK low to TDO invalid

td(TCKL-TDOV)

Delay time maximum, TCK low to TDO valid

www.ti.com

TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1

SPRSP62 – DECEMBER 2022

Submit Document Feedback

231

Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1

TDA4VE...ALZQ1 数据表(PDF) 231 Page - Texas Instruments

TDA4VE...ALZQ1 数据表(HTML) 231 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载