| 数据搜索系统,热门电子元器件搜索 |
|
AM69AX 数据表(PDF) 124 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM69AX 数据表(HTML) 124 Page - Texas Instruments |
|
124 / 299 page ![]() Table 6-119. MCU System Signal Descriptions (continued) SIGNAL NAME [1] PIN TYPE [2] DESCRIPTION [3] ALY PIN [4] MCU_RESETSTATz O MCU Domain Warm Reset status output F36 MCU_RESETz I MCU Domain Warm Reset G36 MCU_SAFETY_ERRORn IO Error signal output from MCU Domain ESM N36 MCU_SYSCLKOUT0 O MCU Domain system clock output for test and debug purposes only L33 Table 6-120. System Signal Descriptions SIGNAL NAME [1] PIN TYPE [2] DESCRIPTION [3] ALY PIN [4] AUDIO_EXT_REFCLK0 IO External clock routed to ATL or McASP as one of the selectable input clock sources, or as a output clock output for ATL or McASP AJ34 AUDIO_EXT_REFCLK1 IO External clock routed to ATL or McASP as one of the selectable input clock sources, or as a output clock output for ATL or McASP AH37 EXTINTn I External Interrupt AN35 EXT_REFCLK1 I External clock input to Main Domain, routed to Timer clock muxes as one of the selectable input clock sources for Timer/WDT modules, or as reference clock to MAIN_PLL2 (PER1 PLL) AJ32 GPMC0_FCLK_MUX O GPMC functional clock output selected through a mux logic AF36 OBSCLK0 O Observation clock output for test and debug purposes only AN37 OBSCLK1 O Observation clock output for test and debug purposes only AG37 PMIC_POWER_EN1 O Power enable output for MAIN Domain supplies L38 PMIC_WAKE0n O PMIC WakeUp AJ34 PMIC_WAKE1n O PMIC WakeUp M33 PORz I SoC PORz Reset Signal P33 RESETSTATz O Main Domain Warm Reset status output AL38 RESET_REQz I Main Domain external Warm Reset request input F34 SOC_SAFETY_ERRORn IO Error signal output from Main Domain ESM AM34 SYNC0_OUT O CPTS Time Stamp Generator Bit 0 AD36 SYNC1_OUT O CPTS Time Stamp Generator Bit 1 AJ32 SYNC2_OUT O CPTS Time Stamp Generator Bit 2 AD38 SYNC3_OUT O CPTS Time Stamp Generator Bit 3 AD37 SYSCLKOUT0 O SYSCLK0 output from Main PLL controller (divided by 6) for test and debug purposes only AR38 6.3.32.4 EFUSE Table 6-121. EFUSE Signal Descriptions SIGNAL NAME [1] PIN TYPE [2] DESCRIPTION [3] ALY PIN [4] VPP_CORE Programming Voltage for MAIN Domain Efuses AA31 VPP_MCU Programming Voltage for MCU Domain Efuses L29 AM69A SPRSP92 – FEBRUARY 2023 www.ti.com 124 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: AM69A |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |