AM69AX datasheet(3/299 Pages) TI

3 / 299 page

3 Description

The AM69A scalable processor family is based on the evolutionary Jacinto™ 7 architecture, targeted at Smart

Vision Camera applications and built on extensive market knowledge accumulated over a decade of TI’s

leadership in the Vision processor market. The AM69x family is built for a broad set of cost-sensitive high-

performance compute applications in Factory Automation, Building Automation, and other markets.

The AM69A provides high performance compute technology for both traditional and deep learning algorithms

at industry leading power/performance ratios with a high level of system integration to enable scalability and

lower costs for advanced vision camera applications. Key cores include the latest Arm and GPU processors for

general compute, next generation DSP with scalar and vector cores, dedicated deep learning and traditional

algorithm accelerators, an integrated next generation imaging subsystem (ISP), video codec, and isolated MCU

island. All protected by industrial-grade safety and security hardware accelerators.

General Compute Cores and Integration Overview: Two quad-core cluster configurations (8 cores total)

of Arm® Cortex®-A72 facilitate multi-OS applications with minimal need for a software hypervisor. Up to two

Dual-core (4 cores total) Arm® Cortex®-R5F subsystems enable low-level, timing critical processing tasks to

leave the Arm® Cortex®-A72 core’s unencumbered for applications. Building on the existing world-class ISP,

TI’s 7th generation ISP includes flexibility to process a broader sensor suite, support for higher bit depth, and

features targeting analytics applications. Integrated diagnostics and safety features support operations up to

SIL-2 levels while the integrated security features protect data against modern day attacks. CSI2.0 ports enable

multi sensor inputs.

Key Performance Cores Overview: The C7000™ DSP next generation core (“C7x”) combines TI’s industry

leading DSP and EVE cores into a single higher performance core and adds floating-point vector calculation

capabilities, enabling backward compatibility for legacy code while simplifying software programming. Four

“MMA” deep learning accelerators enable performance up to 32 Trillion Operations Per Second (TOPS) [8 TOPS

per core] within the lowest power envelope in the industry, even when operating even at the worst case junction

temperatures of 105°C and 125°C. The dedicated Vision hardware accelerators provide vision pre-processing

with no impact on system performance. The C7x/MMA cores are available only for deep-learning function in the

AM69A class of processors.

Package Information

PART NUMBER

PACKAGE(1)

BODY SIZE

XAM69Ax...ALY

FCBGA (1414)

31 mm x 31 mm

XJ784S4GAALY

FCBGA (1414)

31 mm x 31 mm

(1)

For more information, see Section 13, Mechanical, Packaging, and Orderable Information.

3.1 Functional Block Diagram

Figure 3-1 is functional block diagram for the device.

www.ti.com

AM69A

SPRSP92 – FEBRUARY 2023

Submit Document Feedback

Product Folder Links: AM69A

AM69AX 数据表(PDF) 3 Page - Texas Instruments

AM69AX 数据表(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载