数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VIPERGAN50TR 数据表(PDF) 26 Page - STMicroelectronics

部件名 VIPERGAN50TR
功能描述  Advanced quasi-resonant offline high voltage converter with E-mode GaN HEMT
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

VIPERGAN50TR 数据表(HTML) 26 Page - STMicroelectronics

Back Button VIPERGAN50TR Datasheet HTML 22Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 23Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 24Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 25Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 26Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 27Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 28Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 29Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 37 page
background image
Figure 30. Brown-In/Out and input OVP: external
configuration (Only BR)
Figure 31. Brown-In/Out and input OVP: external
configuration (No input iOVP nor BR)
5.15
Frequency jittering for EMI reduction
Although the VIPERGAN50 works in QR mode and the switching frequency is already modulated at twice the
mains frequency, it implements a proprietary frequency jitter technique to further reduce EMI. This technique is
based on the injection, on the current sense signal, of a square waveform at 10 kHz (above the feedback loop
bandwidth) with 50 % duty cycle which modulates the amplitude of the peak primary current. The percentage of
this amplitude modulation is set as a default at 5 %. As the peak current reduces with decreasing load levels, the
effect automatically attenuates at lower loads, where the energy of EMI noise is highly reduced.
5.16
Thermal shutdown protection
When the controller temperature exceeds the shutdown threshold, TSD (140 °C typ.) the device is shut down and
maintained off for the time TSD-REST (2 s typ.) to prevent any dangerous overheating of the system and the VDD
pin is continuously recycled between VDD-ON and VDD-OFF to keep the controller alive. During this time the IC
consumption is reduced to IDD-FAULT to further minimize the HV start-up losses.
After TSD-RESTART, the IC restarts as VDD reaches VDD-ON.
Please note that the thermal sensor is embedded into the controller chip and the power GAN chip may have a
higher temperature.
The OTP timing diagram is shown in Figure 32.
Figure 32. OTP timing diagram
VIPERGAN50
Frequency jittering for EMI reduction
DS13888 - Rev 2
page 26/37



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com