LIS2DUXS12 datasheet(44/104 Pages) STMICROELECTRONICS

44 / 104 page

8.9

FIFO_CTRL (15h)

R/W

CFG_CHG_EN

FIFO_

DEPTH

0(1)

STOP_ON

_FTH

FIFO_MODE2

FIFO_MODE1

FIFO_MODE0

1. This bit must be set to 0 for the correct operation of the device.

Table 39. FIFO_CTRL register description

CFG_CHG_EN

Enables batching in FIFO of the device configuration and timestamp value when the ODR (output data

rate) or the BDR (batch data rate) changes. Default value: 0

(0: disabled; 1: enabled)

FIFO_DEPTH

If 1, enables 2x depth mode for FIFO buffer.

STOP_ON_FTH

Sensing chain FIFO stop values memorization at threshold level.

(0: FIFO depth is not limited (default);

1: FIFO depth is limited to threshold level)

FIFO_MODE[2:0](1) Different FIFO modes are enabled as shown in Table 40.

1. User must set the FIFO_EN bit to 1 in the CTRL4 (13h) register before setting the FIFO_MODE[2:0] bits.

Table 40. Selection of FIFO mode

FIFO_MODE2 FIFO_MODE1 FIFO_MODE0

Mode

Bypass mode

FIFO mode: stops collecting data when FIFO is full

Reserved

Continuous-to-FIFO: stream mode until trigger is deasserted, then FIFO

mode

Bypass-to-continuous: bypass mode until trigger is deasserted, then

continuous mode

Reserved

Continuous mode: if the FIFO is full, the new sample overwrites the older

sample.

Bypass-to-FIFO: bypass mode until trigger is deasserted, then FIFO mode

LIS2DUXS12

FIFO_CTRL (15h)

DS14035 - Rev 2

page 44/104

LIS2DUXS12 数据表(PDF) 44 Page - STMicroelectronics

LIS2DUXS12 数据表(HTML) 44 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载