LIS2DUXS12 datasheet(28/104 Pages) STMICROELECTRONICS

28 / 104 page

6.1.1

I²C operation

The transaction on the bus is started through a start (ST) signal. A start condition is defined as a high to low

transition on the data line while the SCL line is held high. After this has been transmitted by the master, the bus

is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in

the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to

the slave. When an address is sent, each device in the system compares the first seven bits after a start condition

with its address. If they match, the device considers itself addressed by the master.

The slave address (SAD) associated to the LIS2DUXS12 is 001100xb where the x bit is modified by the SA0/SDO

pin in order to modify the device address. If the SA0/SDO pin is connected to the supply voltage, the address is

0011001b, otherwise if the SA0/SDO pin is connected to ground, the address is 0011000b. This solution permits

to connect and address two different accelerometers to the same I²C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge

pulse. The receiver must then pull the data line low so that it remains stable low during the high period of the

acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each

byte of data received.

The I²C embedded inside the LIS2DUXS12 behaves like a slave device and the following protocol must be

adhered to. After the start condition (ST) a slave address is sent. Once a slave acknowledge (SAK) has been

returned, an 8-bit subaddress (SUB) is transmitted: the 7 LSb represents the actual register address while the

CTRL1 (10h) (IF_ADD_INC) bit defines the address increment.

The slave address is completed with a read/write bit. If the bit is 1 (read), a repeated start (SR) condition

must be issued after the two subaddress bytes. If the bit is 0 (write) the master transmits to the slave with

direction unchanged. Table 13 explains how the SAD+read/write bit pattern is composed, listing all the possible

configurations.

Table 13. SAD+read/write patterns

Command

SAD[6:1]

SAD[0] = SA0

R/W

SAD+R/W

Read

001100

00110001 (31h)

Write

001100

00110000 (30h)

Read

001100

00110011 (33h)

Write

001100

00110010 (32h)

Table 14. Transfer when master is writing one byte to slave

Master

SAD + W

SUB

DATA

Slave

SAK

Table 15. Transfer when master is writing multiple bytes to slave

Master

SAD + W

SUB

DATA

Slave

SAK

Table 16. Transfer when master is receiving (reading) one byte of data from slave

Master

SAD + W

SUB

SAD + R

NMAK

Slave

SAK

DATA

Table 17. Transfer when master is receiving (reading) multiple bytes of data from slave

Master

SAD+

SUB

SAD+

MAK

NMAK

Slave

SAK

DATA

LIS2DUXS12

I²C serial interface

DS14035 - Rev 2

page 28/104

LIS2DUXS12 数据表(PDF) 28 Page - STMicroelectronics

LIS2DUXS12 数据表(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

LIS2DUXS12 数据表(PDF) 28 Page - STMicroelectronics

LIS2DUXS12 数据表(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载