数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HC705MC4GRS/D 数据表(PDF) 85 Page - NXP Semiconductors

部件名 HC705MC4GRS/D
功能描述  General Release Specification
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

HC705MC4GRS/D 数据表(HTML) 85 Page - NXP Semiconductors

Back Button HC705MC4GRS/D Datasheet HTML 81Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 82Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 83Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 84Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 85Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 86Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 87Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 88Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 89Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 180 page
background image
16-Bit Timer
Output Compare
General Release Specification
16-Bit Timer
counter increments every four internal clock cycles. The minimum time
required to update the output compare registers is a function of software
rather than hardware.
The output compare output level bit (OLVL) will be clocked to its output
latch regardless of the state of the output compare flag bit (OCF). A valid
output compare must occur before the OLVL bit is clocked to its output
latch (TCMP).
NOTE:
The input capture 1 and the output compare functions share the same
data register and are, therefore, mutually exclusive. For example, the
output compare function is not available (including interrupts) when input
capture 1 is enabled.
Since neither the output compare flag (OCF) nor the output compare
registers are affected by reset, care must be exercised when initializing
the output compare function. The following procedure is recommended:
1. Block interrupts by setting the I bit in the condition code register
(CCR).
2. Write the MSB of the output compare register pair (OCRH) to
inhibit further compares until the LSB is written.
3. Read the timer status register (TSR) to arm the output compare
flag (OCF).
4. Write the LSB of the output compare register pair (OCRL) to
enable the output compare function and to clear its flag OCF (and
interrupt).
5. Unblock interrupts by clearing the I bit in the CCR.
This procedure prevents the output compare flag bit (OCF) from being
set between the time it is read and the time the output compare registers
are updated. A software example is shown in Figure 9-6.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com