ST7260 datasheet(20/117 Pages) STMICROELECTRONICS

20 / 117 page

ST7260

20/117

6 RESET AND CLOCK MANAGEMENT

6.1 RESET

The Reset procedure is used to provide an orderly

software start-up or to exit low power modes.

Three reset modes are provided: a low voltage

(LVD) reset, a watchdog reset and an external re-

set at the RESET pin.

A reset causes the reset vector to be fetched from

addresses FFFEh and FFFFh in order to be loaded

into the PC and with program execution starting

from this point.

An internal circuitry provides a 4096 CPU clock cy-

cle delay from the time that the oscillator becomes

active.

6.1.1 Low Voltage Detector (LVD)

Low voltage reset circuitry generates a reset when

VDD is:

■ below VIT+ when VDD is rising,

■ below VIT- when VDD is falling.

During low voltage reset, the RESET pin is held low,

thus permitting the MCU to reset other devices.

It is recommended to make sure that the VDD sup-

ply voltage rises monotonously when the device is

exiting from Reset, to ensure the application func-

tions properly.

6.1.2 Watchdog Reset

When a watchdog reset occurs, the RESET pin is

pulled low permitting the MCU to reset other devic-

es in the same way as the low voltage reset (Fig-

ure 9).

6.1.3 External Reset

The external reset is an active low input signal ap-

plied to the RESET pin of the MCU.

As shown in Figure 12, the RESET signal must

stay low for a minimum of one and a half CPU

clock cycles.

An internal Schmitt trigger at the RESET pin is pro-

vided to improve noise immunity.

Figure 9. Low Voltage Detector functional Diagram

Figure 10. Low Voltage Reset Signal Output

Note: Hysteresis (VIT+-VIT-) = Vhys

Figure 11. Temporization timing diagram after an internal Reset

LOW VOLTAGE

VDD

FROM

WATCHDOG

RESET

INTERNAL

DETECTOR

RESET

VDD

VIT+

VIT-

VDD

Addresses

$FFFE

Temporization (4096 CPU clock cycles)

VIT+

ST7260 数据表(PDF) 20 Page - STMicroelectronics

ST7260 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载