Rail-to-Rail, Very Fast, 2.5 V to 5.5 V,

Single-Supply CML Comparators

Preliminary Technical Data

ADCMP606/ADCMP607

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.461.3113

©2006 Analog Devices, Inc. All rights reserved.

FEATURES

CML-compatible output stage

1 ns propagation delay

50 mW at 2.5 V

Shutdown pin (ADCMP607 only)

Single-pin control for programmable hysteresis and latch

(ADCMP607 only)

Power supply rejection > 60 dB

−40°C to +125°C operation

APPLICATIONS

High speed instrumentation

Clock and data signal restoration

Logic level shifting or translation

Pulse spectroscopy

High speed line receivers

Threshold detection

Peak and zero-crossing detectors

High speed trigger circuitry

Pulse-width modulators

Current-/voltage-controlled oscillators

Automatic test equipment (ATE)

FUNCTIONAL BLOCK DIAGRAM

INPUT

INPUT

(ADCMP607 Only)

Q OUTPUT

Q OUTPUT

LE/HYS INPUT (ADCMP607 Only)

ADCMP606/

ADCMP607

CML

Figure 1.

PIN 1

INDICATOR

1

2

3

8LE/HYS

TOP VIEW

(Not to Scale)

ADCMP607

Figure 2.LFCSP Pin Configuration

GENERAL DESCRIPTION

The ADCMP606/ADCMP607 are very fast comparators

fabricated on Analog Devices’ proprietary XFCB2 process.

These comparators are exceptionally versatile and easy to use.

low noise CML-compatible output drivers, and TTL-/CMOS-

compatible latch inputs with adjustable hysteresis and/or

shutdown inputs.

The device offers 1 ns propagation delay with 2 ps RMS random

jitter (RJ). Overdrive and slew rate dispersion are typically less

than 50 ps.

A flexible power supply scheme allows the devices to operate

with a single +2.5 V positive supply and a −0.5 V to +3.0 V

input signal range up to a +5.5 V positive supply with a −0.5 V

to +6 V input signal range. The ADCMP607 features split

input/output supplies with no sequencing restrictions to support

a wide input signal range with independent output level control

and power savings.

The CML-compatible output stage is fully back-matched for

superior performance. The comparator input stage offers robust

protection against large input overdrive, and the outputs do not

phase reverse when the valid input signal range is exceeded. On

the ADCMP607, high speed latch and programmable hysteresis

features are also provided with a unique single-pin control option.

The ADCMP606 is available in a 6-lead SC70 package, and the

ADCMP607 is available in a 12-lead LSCFP package.