GWIXP425BCT datasheet(44/134 Pages) INTEL

44 / 134 page

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor

March 2005

Datasheet

Document Number: 252479, Revision: 005

Table 12.

Expansion Bus Interface

Name

Power

Reset1

Reset2

Type†

Description

EX_CLK

Input clock signal used to sample all expansion interface

inputs and clock all expansion interface outputs.

EX_ALE

Address-latch enable used for multiplexed address/data bus

accesses. Used in Intel and Motorola* multiplexed modes of

operation.

EX_ADDR[23:0]

I/O

Expansion-bus address used as an output for data accesses

over the expansion bus. Also, used as an input during reset to

capture device configuration. These signals have a weak pull-

up resistor attached internally. Based on the desired

configuration, various address signals must be tied low in

order for the device to operate in the desired mode.

EX_WR_N

Intel-mode write strobe / Motorola-mode data strobe

(EXP_MOT_DS_N) / TI*-mode data strobe (TI_HDS1_N).

EX_RD_N

Intel-mode read strobe / Motorola-mode read-not-write

(EXPB_MOT_RNW) / TI mode read-not-write (TI_HR_W_N).

EX_CS_N[7:0]

External chip selects for expansion bus.

•

Chip selects 0 through 7 can be configured to support Intel

or Motorola bus cycles.

•

Chip selects 4 through 7 can be configured to support TI

HPI bus cycles.

EX_DATA[15:0]

I/O

Expansion-bus, bidirectional data

EX_IOWAIT_N

Data ready/acknowledge from expansion-bus devices.

Expansion-bus access is halted when an external device sets

EX_IOWAIT_N to logic 0 and resume from the halted location

once the external device sets EX_IOWAIT_N to logic 1. This

signal affects accesses that use EX_CS_N[7:0] when the chip

select is configured in Intel- or Motorola-mode of operation.

Should be pulled high through a 10-K

Ω resistor when not

being utilized in the system.

EX_RDY[3:0]

HPI interface ready signals. Can be configured to be active

high or active low. These signals are used to halt accesses

using Chip Selects 7 through 4 when the chip selects are

configured to operate in HPI mode. There is one RDY signal

per chip select. This signal only affects accesses that use

EX_CS_N[7:4].

Should be pulled low though a 10-K

Ω resistor when not being

utilized in the system.

While PWRON_RESET_N is deasserted use Power On Reset column for the pin state.

After deassertion of PWRON_RESET_N, and deassertion of RESET_IN_N, and assertion of

PLL_LOCK, all signals reflect the value shown in the RESET column.

†

For a legend of the Type codes, see Table 5 on page 33.

GWIXP425BCT 数据表(PDF) 44 Page - Intel Corporation

GWIXP425BCT 数据表(HTML) 44 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载