数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L6726ATR 数据表(PDF) 16 Page - STMicroelectronics

部件名 L6726ATR
功能描述  Single phase PWM controller
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L6726ATR 数据表(HTML) 16 Page - STMicroelectronics

Back Button L6726ATR Datasheet HTML 12Page - STMicroelectronics L6726ATR Datasheet HTML 13Page - STMicroelectronics L6726ATR Datasheet HTML 14Page - STMicroelectronics L6726ATR Datasheet HTML 15Page - STMicroelectronics L6726ATR Datasheet HTML 16Page - STMicroelectronics L6726ATR Datasheet HTML 17Page - STMicroelectronics L6726ATR Datasheet HTML 18Page - STMicroelectronics L6726ATR Datasheet HTML 19Page - STMicroelectronics L6726ATR Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 24 page
background image
Application details
L6726A
16/24
depending on the output capacitor ESR. The DC Gain of the modulator is simply the input
voltage VIN divided by the peak-to-peak oscillator voltage ∆VOSC.
VOUT is scaled and transferred to FB node by the output resistor divider.
The compensation network closes the loop joining FB and COMP node with transfer
function ideally equal to -gm
·Z
F.
Compensation goal is to close the control loop assuring high DC regulation accuracy, good
dynamic performances and stability. To achieve this, the overall loop needs high DC gain,
high bandwidth and good phase margin.
High DC gain is achieved giving an integrator shape to compensation network transfer
function. Loop bandwidth (F0dB) can be fixed choosing the right RF; however, for stability, it
should not exceed FSW/2π. To achieve a good phase margin, the control loop gain has to
cross 0dB axis with -20dB/decade slope.
As an example, Figure 9 shows an asymptotic bode plot of a type II compensation.
Figure 9.
Example of type II compensation.
Open loop converter singularities:
a)
b)
Compensation Network singularities frequencies:
a)
b)
Gain
[dB]
Log (Freq)
0dB
OTA
open loop
gain
closed loop
gain
compensation
gain
converter
open loop
gain
F
LC
F
ESR
F
Z
F
P
20log (gm·R
F)
20log [V
IN/∆VOSC·ROS/(RFB+ROS)]
F
0dB
F
LC
1
2
π LC
OUT
-------------------------------------
=
F
ESR
1
2
π C
OUT
ESR
⋅⋅
-------------------------------------------------
=
F
Z
1
2
π R
F
C
F
⋅⋅
------------------------------------
=
F
P
1
2
π R
F
C
F
C
P
C
F
C
P
+
----------------------
⎝⎠
⎛⎞
⋅⋅
--------------------------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com