PC7447AMGH1000LB datasheet(27/44 Pages) ATMEL

27 / 44 page

5387B–HIREL–07/05

PC7447A [Preliminary]

Table 9-3.

Processor Bus AC Timing Specifications

(1) (at Recommended Operating Conditions, see Table 6-2 on page

10.)

Symbol(2)

Parameter

All Speed Grades

Unit

Min

Max

AVKH

tDVKH

tIVKH

tMVKH

(8)

Input setup times:

A[0:35], AP[0:4]

D[0:63], DP[0:7]

AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL,

TT[0:3], QACK, TA, TBEN, TEA, TS,

EXT_QUAL, PMON_IN, SHD[0:1],

BMODE[0:1], BVSEL

1.8

–

tAXKH

DXKH

tIXKH

tMXKH

(8)

Input hold times:

A[0:35], AP[0:4]

D[0:63], DP[0:7]

AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL,

TT[0:3], QACK, TA, TBEN, TEA, TS, EXT_QUAL,

PMON_IN, SHD[0:1]

BMODE[0:1], BVSEL

–

tKHAV

KHDV

tKHOV

Output valid times:

A[0:35], AP[0:4]

D[0:63], DP[0:7]

AACK, ARTRY, BR, CI, CKSTP_IN, DRDY, DTI[0:3],

GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:3],

TS, SHD[0:1], WT

–

KHAX

KHDX

tKHOX

Output hold times:

A[0:35], AP[0:4]

D[0:63], DP[0:7]

AACK, ARTRY, BR, CI, CKSTP_IN, DRDY, DTI[0:3],

GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:3],

TS, SHD[0:1], WT

0.5

–

tKHOE

(5)

SYSCLK to output enable

0.5

–

tKHOZ

(5)

SYSCLK to output high impedance (all except TS, ARTRY, SHD0,

SHD1)

–3.5

tKHTSPZ

(3)(4)(5)

SYSCLK to TS high impedance after precharge

–

tSYSCLK

KHARP

(3)(5)(6)(7)

Maximum delay to ARTRY/SHD0/SHD1 precharge

–

SYSCLK

KHARPZ

(3)(5)(6)(7)

SYSCLK to ARTRY/SHD0/SHD1 high impedance after precharge

–

SYSCLK

PC7447AMGH1000LB 数据表(PDF) 27 Page - ATMEL Corporation

PC7447AMGH1000LB 数据表(HTML) 27 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载

链接网址

PC7447AMGH1000LB 数据表(PDF) 27 Page - ATMEL Corporation

PC7447AMGH1000LB 数据表(HTML) 27 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表 下载

链接网址

数据表下载