数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC7447AMGH1000LB 数据表(PDF) 3 Page - ATMEL Corporation

部件名 PC7447AMGH1000LB
功能描述  PowerPC RISC microprocessor
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

PC7447AMGH1000LB 数据表(HTML) 3 Page - ATMEL Corporation

  PC7447AMGH1000LB Datasheet HTML 1Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 2Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 3Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 4Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 5Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 6Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 7Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 8Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 44 page
background image
3
5387B–HIREL–07/05
PC7447A [Preliminary]
2. General Parameters
Table 2-1 provides a summary of the general parameters of the PC7477A.
3. Features
This section summarizes features of the PC7447A implementation of the PowerPC architecture.
Major features of the PC7447A are as follows:
• High-performance, superscalar microprocessor
– Up to four instructions can be fetched from the instruction cache at a time
– Up to 12 instructions can be in the instruction queue (IQ)
– Up to 16 instructions can be at some stage of execution simultaneously
– Single-cycle execution for most instructions
– One instruction per clock cycle throughput for most instructions
– Seven-stage pipeline control
• Eleven independent execution units and three register files
– Branch processing unit (BPU) features static and dynamic branch prediction
128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC),
a cache of branch instructions that have been encountered in branch/loop code
sequences. If a target instruction is in the BTIC, it is fetched into the instruction
queue a cycle sooner than it can be made available from the instruction cache.
Typically, a fetch that hits the BTIC provides the first four instructions in the target
stream.
2048-entry branch history table (BHT) with two bits per entry for four levels of
prediction: not taken, strongly not taken, taken, and strongly taken
Up to three outstanding speculative branches
Branch instructions that do not update the count register (CTR) or link register (LR)
are often removed from the instruction stream
Table 2-1.
Device Parameters
Parameter
Description
Technology
0.13 µm CMOS, nine-layer metal
Die size
8.51 mm × 9.86 mm
Transistor count
48.6 million
Logic design
Fully-static
Packages
Surface mount 360 ceramic ball grid array
(HITCE)
Core power supply
1.3V ±50 mV DC nominal
I/O power supply
1.8V ±5% DC, or 2.5V ±5% DC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com