数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB2502-HT 数据表(PDF) 14 Page - SMSC Corporation

部件名 USB2502-HT
功能描述  2-Port USB 2.0 Hub Controller
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

USB2502-HT 数据表(HTML) 14 Page - SMSC Corporation

Back Button USB2502-HT Datasheet HTML 10Page - SMSC Corporation USB2502-HT Datasheet HTML 11Page - SMSC Corporation USB2502-HT Datasheet HTML 12Page - SMSC Corporation USB2502-HT Datasheet HTML 13Page - SMSC Corporation USB2502-HT Datasheet HTML 14Page - SMSC Corporation USB2502-HT Datasheet HTML 15Page - SMSC Corporation USB2502-HT Datasheet HTML 16Page - SMSC Corporation USB2502-HT Datasheet HTML 17Page - SMSC Corporation USB2502-HT Datasheet HTML 18Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 44 page
background image
2-Port USB 2.0 Hub Controller
Datasheet
Revision 2.1 (12-06-06)
14
SMSC USB2502
DATASHEET
Analog Test
&
Internal 1.8V
voltage
regulator
enable
ATEST/
REG_EN
AIO
This signal is used for testing the analog section of the
chip, and to enable or disable the internal 1.8v regulator.
This pin must be connected to VDDA33 to enable the
internal 1.8V regulator, or to VSS to disable the internal
regulator.
When the internal regulator is enabled, the 1.8V power
pins must be left unconnected, except for the required
bypass capacitors.When the PHY is in test mode, the
internal regulator is disabled and the ATEST pin
functions as a test pin.
Table 4.4 Power, Ground, and No Connect
NAME
SYMBOL
TYPE
FUNCTION
VDDCORE3P3
VDD33CR
+3.3V I/O Power.
If the internal core 1.8V regulator is enabled, then this pin
acts as the regulator input
VDD1P8
VDD18
+1.8V core power.
If the internal regulator is enabled, then VDD18 pin 27
must have a 4.7
μF (or greater) ±20% (ESR <0.1Ω)
capacitor to VSS
VDDAPLL3P3
VDDA33PLL
+3.3V Filtered analog power for the internal PLL
If the internal PLL 1.8V regulator is enabled, then this pin
acts as the regulator input
VDDAPLL1P8
VDDA18PLL
+1.8V Filtered analog power for internal PLL.
If the internal regulator is enabled, then this pin must
have a 4.7
μF (or greater) ±20% (ESR <0.1Ω) capacitor
to VSS
VDDA3P3
VDDA33
+3.3V Filtered analog power.
VSS
VSS
Ground.
Table 4.5 Buffer Type Descriptions
BUFFER
DESCRIPTION
I
Input.
IPD
Input, with a weak Internal pull-down.
IPU
Input, with a weak Internal pull-up.
IS
Input with Schmitt trigger.
I/O8
Input/Output 8mA
O8
Output 8mA
Table 4.3 Miscellaneous Pins (continued)
NAME
SYMBOL
TYPE
FUNCTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com