MPC5200 datasheet(13/80 Pages) FREESCALE

13 / 80 page

Electrical and Thermal Characteristics

MPC5200 Data Sheet, Rev. 4

Freescale Semiconductor

There is a separate oscillator for the independent Real-Time Clock (RTC) system.

The MPC5200 clock generation uses two phase locked loop (PLL) blocks.

•

The system PLL (SYS_PLL) takes an external reference frequency and generates the internal

system clock. The system clock frequency is determined by the external reference frequency and

the settings of the SYS_PLL configuration.

•

The G2_LE core PLL (CORE_PLL) generates a master clock for all of the CPU circuitry. The

G2_LE core clock frequency is determined by the system clock frequency and the settings of the

CORE_PLL configuration.

3.2.1

System Oscillator Electrical Characteristics

3.2.2

RTC Oscillator Electrical Characteristics

3.2.3

System PLL Electrical Characteristics

Table 8. System Oscillator Electrical Characteristics

Characteristic

Symbol

Notes

Min

Typical

Max

Unit

SpecID

SYS_XTAL frequency

fsys_xtal

15.6

33.3

35.0

MHz

O1.1

Oscillator start-up time

tup_osc

—

100

µsO1.2

Table 9. RTC Oscillator Electrical Characteristics

Characteristic

Symbol

Notes

Min

Typical

Max

Unit

SpecID

RTC_XTAL frequency

frtc_xtal

—

32.768

—

kHz

O2.1

Table 10. System PLL Specifications

Characteristic

Symbol

Notes

Min

Typical

Max

Unit

SpecID

SYS_XTAL frequency

fsys_xtal

NOTES:

The SYS_XTAL frequency and PLL Configuration bits must be chosen such that the resulting system frequency,

CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating

frequencies.

15.6

33.3

35.0

MHz

O3.1

SYS_XTAL cycle time

Tsys_xtal

(1)

66.6

30.0

28.5

O3.2

SYS_XTAL clock input jitter

tjitter

This represents total input jitter - short term and long term combined - and is guaranteed by design. Two different

types of jitter can exist on the input to core_sysclk, systemic and true random jitter. True random jitter is rejected, but

the PLL. Systemic jitter will be passed into and through the PLL to the internal clock circuitry, directly reducing the

operating frequency.

—

150

O3.3

System VCO frequency

fVCOsys

(1)

250

533

800

MHz

O3.4

System PLL relock time

tlock

Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required

for the PLL lock after a stable Vdd and core_sysclk are reached during the power-on reset sequence. This

specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.

—

100

µsO3.5

MPC5200 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MPC5200 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载

链接网址

MPC5200 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MPC5200 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表 下载

链接网址

数据表下载