MPC5200 datasheet(2/80 Pages) FREESCALE

2 / 80 page

MPC5200 Data Sheet, Rev. 4

Features

Freescale Semiconductor

2Features

Key features are shown below.

•

MPC603e series G2_LE core

— Superscalar architecture

— 760 MIPS at 400 MHz (-40 to +85 oC)

— 16 k Instruction cache, 16 k Data cache

— Double precision FPU

— Instruction and Data MMU

— Standard and Critical interrupt capability

•

SDRAM / DDR Memory Interface

— up to 132-MHz operation

— SDRAM and DDR SDRAM support

— 256-MByte addressing range per CS, two CS available

— 32-bit data bus

— Built-in initialization and refresh

•

Flexible multi-function External Bus Interface

— Supports interfacing to ROM/Flash/SRAM memories or other memory mapped devices

— 8 programmable Chip Selects

— Non multiplexed data access using 8/16/32 bit databus with up to 26-bit address

— Short or Long Burst capable

— Multiplexed data access using 8/16/32 bit databus with up to 25-bit address

•

Peripheral Component Interconnect (PCI) Controller

— Version 2.2 PCI compatibility

— PCI initiator and target operation

— 32-bit PCI Address/Data bus

— 33- and 66-MHz operation

— PCI arbitration function

•

ATA Controller

— Version 4 ATA compatible external interface—IDE Disk Drive connectivity

•

BestComm DMA subsystem

— Intelligent virtual DMA Controller

— Dedicated DMA channels to control peripheral reception and transmission

— Local memory (SRAM 16 kBytes)

•

6 Programmable Serial Controllers (PSC), configurable for the following:

— UART or RS232 interface

MPC5200 数据表(PDF) 2 Page - Freescale Semiconductor, Inc

MPC5200 数据表(HTML) 2 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载