数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

MB90F347CE 数据表(PDF) 17 Page - fujitsu semiconductor

部件名 MB90F347CE
功能描述  16-bit Proprietary Microcontroller CMOS
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FUJITSU [fujitsu semiconductor]
网页  
标志 FUJITSU - fujitsu semiconductor

MB90F347CE 数据表(HTML) 17 Page - fujitsu semiconductor

Back Button MB90F347CE Datasheet HTML 13Page - fujitsu semiconductor MB90F347CE Datasheet HTML 14Page - fujitsu semiconductor MB90F347CE Datasheet HTML 15Page - fujitsu semiconductor MB90F347CE Datasheet HTML 16Page - fujitsu semiconductor MB90F347CE Datasheet HTML 17Page - fujitsu semiconductor MB90F347CE Datasheet HTML 18Page - fujitsu semiconductor MB90F347CE Datasheet HTML 19Page - fujitsu semiconductor MB90F347CE Datasheet HTML 20Page - fujitsu semiconductor MB90F347CE Datasheet HTML 21Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 85 page
background image
MB90340E Series
17
(Continued)
Pin No.
Pin name
I/O
Circuit
type*3
Function
QFP100*1 LQFP100*2
61
59
P84
F
General purpose I/O pin.
SCK0
Clock I/O pin for UART0
INT15R
External interrupt request input pin
62
60
P85
M
General purpose I/O pin.
SIN1
Serial data input pin for UART1
63
61
P86
F
General purpose I/O pin.
SOT1
Serial data output pin for UART1
64
62
P87
F
General purpose I/O pin.
SCK1
Clock I/O pin for UART1
65
63
VCC
⎯
Power (3.5 V to 5.5 V) input pin
66
64
VSS
⎯
GND pin
67 to 70
65 to 68
P90 to P93
F
General purpose I/O pin
PPG1, 3, 5, 7
Output pins for PPGs
71 to 74
69 to 72
P94 to P97
F
General purpose I/O pin
OUT0 to
OUT3
Waveform output pins for output compares. This function is
enabled when the OCU enables waveform output.
75
73
PA0
F
General purpose I/O pin.
RX0
RX input pin for CAN0 Interface
INT8R
External interrupt request input pin
76
74
PA1
F
General purpose I/O pin.
TX0
TX Output pin for CAN0
77 to 84
75 to 82
P00 to P07
G
General purpose I/O pins. The register can be set to select
whether to use a pull-up resistor. This function is enabled in
single-chip mode.
AD00 to AD07
I/O pins for 8 lower bits of the external address/data bus.
This function is enabled when the external bus is enabled.
INT8 to INT15
External interrupt request input pins.
85
83
P10
G
General purpose I/O pin. The register can be set to select
whether to use a pull-up resistor.
This function is enabled in single-chip mode.
AD08
I/O pin for the external address/data bus.
This function is enabled when the external bus is enabled.
TIN1
Event input pin for the reload timer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com